
D_I − sink, calibrated FPGA endpoints
synthetic
real
D_I pixel-to-verdict tail ≈21.33 µs
Difference of medians (µs)
22.4
22.2
22.0
21.8
21.6
21.4
0
20
40
60
80
100
120
Raw payload (MiB)


CNN elapsed time grows with input waits
First CNN input → score
CNN ready/empty counter duration
Milliseconds
10
8
6
4
2
0
0
20
40
60
80
100
120
Raw payload (MiB)