
Verdict availability and full-input arrival at the FPGA
Means of 200 calls; reception lanes overlap the stacked intervals. 128* = 128 MiB − 64 B.
FPGA_HLS4ML
4 MiB
16 MiB
64 MiB
128* MiB
1.118
1.061
1.356
1.316
5.287
5.247
10.530
10.490
0
5
10
15
20
25
30
35
40
Time from host invocation (ms)
GPU_HOST
2.055
0.375
2.767
1.352
4.765
5.293
7.520
10.535
GPU_P2P
2.864
1.041
6.109
4.097
18.826
16.380
35.500
32.724
Host setup
Transfer submission
GPU input-ready wait
GPU calls
Synchronization / publication
Remaining wait for result
Result available inside FPGA
FPGA reception → entire input arrived