
Measured execution overlap and FPGA result availability
Actual trials nearest median result availability. Parallel lanes overlap; do not add their durations.
FPGA_HLS4ML · 4 MiB
Trial 95 · result 1.118 ms
GPU_HOST · 4 MiB
Trial 1453 · result 2.050 ms
GPU_P2P · 4 MiB
Trial 1418 · result 2.845 ms
FPGA_HLS4ML · 128 MiB − 64 B
Trial 141 · result 10.530 ms
GPU_HOST · 128 MiB − 64 B
Trial 2742 · result 7.502 ms
GPU_P2P · 128 MiB − 64 B
Trial 2708 · result 35.480 ms
FPGA reception
P2P forwarding
GPU-input wait
Pixel production
GPU calls
CNN interval
Sync/publication
Entire input arrived
Polling / retrieval
Result available
FPGA operation complete
Host observes completion
Since invocation (ms)