
Synthetic inputs: verdict availability inside the FPGA
Prepared host input → FPGA result acceptance. Bars = median; ticks = p95. 200 calls per input/variant. GPU: R06 XLA + ConcreteFunction (FP32); FPGA: W8A8.
FPGA_HLS4ML
GPU_HOST
GPU_P2P
p95 marker
Invocation → verdict available inside FPGA (ms)
0
5
10
15
20
25
30
35
1.118
0.811
1.602
1.356
1.447
4.732
5.287
3.051
17.067
10.530
5.423
33.437
4 MiB
16 MiB
64 MiB
128 MiB − 64 B
Raw input size