
Verdict availability and full-input arrival at the FPGA
Means of 200 calls; reception lanes overlap the stacked intervals. 128* = 128 MiB − 64 B. GPU: R06 XLA + ConcreteFunction (FP32); FPGA: W8A8.
FPGA_HLS4ML
4 MiB
16 MiB
64 MiB
128* MiB
1.118
1.061
1.356
1.316
5.287
5.247
10.530
10.490
0
5
10
15
20
25
30
35
Time from host invocation (ms)
GPU_HOST
0.826
0.375
1.454
1.352
3.058
5.293
5.428
10.535
Time from host invocation (ms)
GPU_P2P
1.638
1.038
4.744
4.093
17.119
16.397
33.483
32.747
Time from host invocation (ms)
Host setup
Transfer submission
GPU input-ready wait
Combined GPU call
Synchronization / publication
Remaining wait for result
Result available inside FPGA
FPGA reception → entire input arrived