
Measured execution overlap and FPGA result availability
Actual trials nearest median result availability. Parallel lanes overlap; do not add their durations. GPU: R06 XLA + ConcreteFunction (FP32); FPGA: W8A8.
FPGA_HLS4ML · 4 MiB
Trial 95 · result 1.118 ms
GPU_HOST · 4 MiB
Trial 1382 · result 0.810 ms
GPU_P2P · 4 MiB
Trial 1363 · result 1.602 ms
FPGA_HLS4ML · 128 MiB − 64 B
Trial 141 · result 10.530 ms
GPU_HOST · 128 MiB − 64 B
Trial 2848 · result 5.423 ms
GPU_P2P · 128 MiB − 64 B
Trial 2797 · result 33.436 ms
FPGA reception
Pixel production
CNN interval
Entire input arrived
Result available
FPGA operation complete
Host observes completion
GPU-input wait
Combined GPU call
Sync/publication
P2P forwarding
Polling / retrieval
Since invocation (ms)