
2 · FPGA speedup and the small-input crossover
Across programmed FPGA states
Equal latency
GPU_P2P median / FPGA_HLS4ML median
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
0.50×
0.70×
1.05×
1.60×
1.75×
2.17×
2.62×
2.91×
R1
5.28 MiB
R2
11.45 MiB
R3
18.00 MiB
R4
28.92 MiB
R5
32.58 MiB
R6
39.37 MiB
R7
46.29 MiB
R8
53.10 MiB