
A1 · Established synthetic latency and FPGA speedup
FPGA_HLS4ML
GPU_P2P
HBM start → FPGA verdict (ms)
0.0
2.5
5.0
7.5
10.0
12.5
15.0
17.5
2.70
1.11
2.75
2.80
2.59
9.53
2.35
18.48
4 MiB
16 MiB
64 MiB
128 MiB − 64 B
GPU median / FPGA median (×)
0
1
2
3
4
5
6
7
8
4 MiB
16 MiB
64 MiB
128 MiB − 64 B