
FPGA
Benign tenant
Malicious RO design
Bitstream inspection
Allow
Partial reconfiguration
Reject / log
If malicious logic is admitted
Power stress
Heating
Faults / DoS