
Highlighted: inspection and PR admission sequence
User bitstream
FPGA
Static Layer: Shell Management
XDMA core
HBM
Staged bitstream
Dynamic Layer: Services
Reconfigurable at runtime
Command Parsing
Partial Bitstream Checker
Arbitration / Crediting
100G networking
RoCE v2 / TCP
Allow PR, load bitstream
Block reject + log
Accepted bitstream from HBM → PR
TLB
vFPGA #0
TLB
vFPGA #1
TLB
vFPGA #N