01 DDS / 47–51 MHz / 1 kHz / −10 dBm

480 MHz clock / G1 unverified, DNP

U1
1608PL8T
CVDD 1
SCK 2
SDI 3
CGND 4
SDO 5
SCSn 6
SSCSn 7
CSn 8
PVDD 9
RSTn 10
ADR 11
PGND 12
CSEL 13
CVDD 14
CVDD 15
DVDD 16
AGND 17
CLKDP 18
CLKDM 19
AGND 20
AVDD 21
AGND 22
CLKM 23
CLKP 24
AGND 25
AVDD 26
AVDD 27
IREF2 28
AGND 29
AVDD2 30
AVDD2 31
AGND 32
OUTM2 33
OUTP2 34
AGND 35
DVDD2 36
IREF1 37
AGND 38
AVDD1 39
AVDD1 40
AGND 41
OUTM1 42
OUTP1 43
AGND 44
DVDD1 45
AGND 46
CMP_GND 47
CMP_INM 48
CMP_INP 49
CMP_VDD 50
CMP_OP 51
CMP_OM 52
CMP_GND 53
CGND 54
SEL2_0 55
SEL2_1 56
SEL2_2 57
SEL2_3 58
CVDD 59
CVDD 60
SEL2_4 61
SEL2_5 62
CGND 63
CGND 64
PGND 65
PGND 66
SEL1_0 67
SEL1_1 68
PVDD 69
SEL1_2 70
SEL1_3 71
CGND 72
SEL1_4 73
SEL1_5 74
CVDD 75
RDn 76
WRn 77
DATA_0 78
DATA_1 79
DATA_2 80
DATA_3 81
CVDD 82
DATA_4 83
DATA_5 84
CGND 85
CGND 86
DATA_6 87
DATA_7 88
DATA_8 89
DATA_9 90
PGND 91
DATA_10 92
DATA_11 93
PVDD 94
DATA_12 95
DATA_13 96
DATA_14 97
DATA_15 98
CGND 99
CSYNC 100

G1
GK361-TK-02 / DNP
EN? 1
NC? 2
GND? 3
OUT_P? 4
OUT_N? 5
VCC? 6

R66
10k / DNP
R67
0R / DNP
R68
0R / DNP
R69
100R / 1%
C47
100n
C48
1u
J2
SMA EXT / 480MHz
R70
49.9R / 1%
C49
10n C0G
C50
10n C0G
SW14
CSEL / closed=EXT
R71
10k
J3
SMA OUT / 50 ohm

RF: DAC loads / 7-pole LPF / pi attenuator

R72
49.9R / 0.1%
R73
49.9R / 0.1%
R74
49.9R / 0.1%
R75
49.9R / 0.1%
C51
L1
82nH 6
L2
220nH 6
L3
82nH 7
L4
1.78kOhm 8
C52
56p C0G
C53
91p C0G
C54
56p C0G
R77
866R 1%
R78
866R 1%
R2
7.15k / 0.1%
R3
7.15k / 0.1%
R4
10k
R5
10k
R6
10k
R7
100k

Unused input pull-downs

R8 100k
R9 100k
R10 100k
R11 100k
R12 100k
R13 100k
R14 100k
R15 100k
R16 100k
R17 100k
R18 100k
R19 100k
R20 100k
R21 100k
R22 100k
R23 100k
R24 100k
R25 100k
R26 100k
R27 100k
R28 100k
R29 100k
R30 100k
R31 100k
R32 100k
R33 100k
R34 100k
R35 100k

Local bypass: place at the indicated U1 pins

C13 100n / U1.1
C14 100n / U1.9
C15 100n / U1.14
C16 100n / U1.15
C17 100n / U1.16
C18 100n / U1.21
C19 100n / U1.26
C20 100n / U1.27
C21 100n / U1.30
C22 100n / U1.31
C23 100n / U1.36
C24 100n / U1.39
C25 100n / U1.40
C26 100n / U1.45
C27 100n / U1.47
C28 100n / U1.51
C29 100n / U1.60
C30 100n / U1.61
C31 100n / U1.69
C32 100n / U1.75
C33 100n / U1.82
C34 100n / U1.94
C35 10u / 10V
C36 10u / 10V
C37 10u / 10V
C38 10u / 10V
FB1 600R@100MHz / 1A
FB2 600R@100MHz / 1A
FB3 600R@100MHz / 1A
C10 10u / 10V
C11 10u / 10V
C12 10u / 10V


Controller


Power supply / +15 V input


Sheet: /
File: DDS_47_51.kicad_sch
Title: DDS, clock and RF output
Size: A2 | Date: 2026-10-30 | **Rev: C / layout only / DRAFT**
KiCad E.D.A. 10.99.0-6047-ga25bc571ae | Id: 1/3


02 CONTROLLER / 1887VE7T / +5 V


12-bit selector / ON = 1 / N = 0..4000




















SPI level translation / start at 100 kHz









f = 47,000,000 + 1,000*N Hz. Reject N > 4000. Debounce APPLY.
Internal RC 8 MHz; ISP uses PE0/PE1. See design_notes.md for startup sequence.


Sheet: /Controller/	
File: 02_controller.kicad_sch	
Title: Controller, frequency selector and SPI	
Size: A2	Date: 2026-10-30
KiCad E.D.A. 10.99.0-6047-ga25bc571ae	**Rev: C / layout only / DRAFT**
	Id: 2/3


03 POWER / preliminary circuit















































Input +15 V +/−5%; VIN <17 V. Effective capacitance at DC bias.
PG U4/U5 wired-AND. Verify oscillator current, thermal and noise performance.

Sheet: /Power supply / +15 V input/
File: 03_power.kicad_sch

Title: Power supply / +15 V input

Size: A3	Date: 2026-10-30	**Rev: C / layout only / DRAFT**
KiCad E.D.A. 10.99.0-6047-ga25bc571ae		Id: 3/3