

# THE UNIVERSITY OF ZAMBIA School of Natural Sciences Department of Computer Science

# CSC 2111 - COMPUTER ARCHITECTURE

## **2015/2016 FINAL EXAM**

Date

Wednesday 8th June 2016

Venue

B512

Time

09:00 - 12:00 hrs

Duration:

3 Hours

Dee

### **Instructions**

- 1. This exam has 6 questions.
- 2. Answer any five (5) questions.
- 3. Write your answers on the answer sheet provided.

		The second secon	
		ON 1 [20 marks] * instruction set  * instruction set  * 1/0 mechanism	
1 1200 2000 2000	, n <sup>1</sup> to 3	What, in general terms, is the distinction between computer organization and computer architecture? You may cite examples. [4 marks] architecture is are altributed that have altributed that have altributed that organization of a production of a central processing unit. [4 marks] ALU Registers  CU CPU interConnection	e 3 <sup>3.</sup>
See and the	<ul><li>3.</li><li>4.</li></ul>	What is the key distinguishing feature of a microprocessor? [1 mark]  At the integrated circuit level, give the three principal constituents of a computer system and state their function? [3 marks] where the contents of the computer of the contents of th	`

nemory cells gates Convert the following hexadecimal numbers to their binary equivalents: [4 marks] 5.

a. EF

b. 45

Convert the following binary numbers to their hexadecimal equivalents: [4 marks] 6.

a. 1101 1010

b. 10 0011

QUESTION 2 [20 marks]

Programmed 1 1. State and explain 2 classes of interrupts. [4 marks]

What is the control bus in a computer's organization and architecture? [2 marks]
This is a fransmission medium that controls access to date and address the

List 2 elements of bus design that serve to classify buses and give their sub parameters. 3.

Timing Bus arbitration [4 marks] Synchronous

4. A CPU contains a number of registers that assist in the execution of instructions. Explain what role the following register's play: [6 marks]

points to the next just valor to be executed PC, - Program

contains the oddress

IR, - Instruction Register constains the 8 bit especiale of the instruction being exer MAR, - Memory address Register Contains the address of the instruction being exer

MBR, - Memory Buffer Register holds the data and instructions as the instruction 1/0 AR, and upper - Output Address Register - Contains the address of the 110 m

- Imput-Ontput Buffer Régister-holds data to be sent between 10 mod modules and other List and explain 2 key characteristics of computer memory systems. [4 marks]

\_ Internal

Physical form - volatile or hon volatile erasable or non-erasable

Scanned by CamScanner

### QUESTION 3 [20 marks]

- What are the differences among sequential access, direct access, and random access? [6
- 2. What is the general relationship among access time, memory cost, and capacity? [3 marks] access time expensive high Capacity cheaper
- 3. Explain what write-through and write-back are giving the potential problems for each of the through both main-memory and cache are implanted write back only cache is updated.
- 4. Define unified cache and split cache. [4 marks]
- 5. Given the following values calculate the capacity of the disk. (Answer should be in GB) [3
  - 1024 bytes/sector
  - 100 sectors/track (on average)
  - 10,000 tracks/surface
  - 2 surfaces/platter
  - 10 platters

### QUESTION 4 [20 marks]

- 1. Give 2 key properties of semiconductor memory? [2 marks] exhibit stable or semi-stable states

  Can be written into affect once
- 2. What is the difference between DRAM and SRAM
  - a. in terms of application and SRAM Cache DRAM Main ineway
  - b. in terms of characteristics such as speed, size, and cost? [4 marks]
    SRAM is faster SRAM is more expensive
    DRAM is Smaller
- 3. What is the difference between EPROM and EEPROM [7 marks]
- 4. What is a parity bit? [1 marks]
- 5. Given the following 8-bit word 0011 1101, calculate the 4-bit hamming code needed for error detection. Show what the new 12-bit word will be stored as. [6 marks]

# EPROM \* You erase all contents \* you don't erase all the contents before writing into 'it \* uses electrical charge \* uses altraviolet light \* less dess \* faster

3

### QUESTION 5 [20 marks]

withstand shock ordana

- 1. Give 4 advantages of using a glass substrate for a magnetic disk? [4 marks] wifer surface:
   ability to fly
- 2. Define the terms track, cylinder, and sector on a magnetic disk. [3 marks]
- 3. What common characteristics are shared by all RAID levels? [3 marks] + the operating se, shem sees than as a single physical disk.
- 4. How is redundancy achieved in a RAID system? [2 marks]

  By duplication as in RAID level 1 and through parity bits as as in RAID levels 2-6
- 5. In the context of RAID, what is the distinction between parallel access and independent access? [4 marks] parallel access all of the blocks are checked while independent checks all the blocks specifically
- 6. The access time for retrieving a piece of data is defined as  $T_{access} = T_{seek} + T_{rotational} + T_{transfer}$ . Given the following information calculate the access time. [4 marks]
  - Rotational Rate = 7200 RPM
  - Average Seek Time = 10 ms
  - Average number of sectors per track = 1000 + 5

\$ 50 m

### QUESTION 6 [20 marks]

- Compact Disk Rewritable

  1. State and describe 4 types of optical disk products [4 marks] Compact Disk Recordable

  Digital versatile Disk Recordable

  Digital Versatile Disk Recordable
- 2. What is the difference between memory-mapped I/O and isolated I/O? [4 marks]
- 3. Give 4 major functions of an I/O module? [4 marks] Communication
  Device Communication
  Processor Communication
- 4. When a DMA module takes control of a bus, and while it retains control of the bus, what does the processor do? [1 mark] The processor is not involved because this is a Direct access between memory and I (0 woch
- 5. List and explain 3 ways a processor can use to determine which device issued the interrupt, when a device interrupt occurs? [6 marks]

  Sefficiency 15
- 6. Assume a memory access to main memory on a cache "miss" takes 10 ns and a memory access to the cache on a cache "hit" takes 2 ns. If 80% of the processor's memory requests result in a cache "hit", what is the average memory access time? [1 mark]

RAID 2, 3, 4

\_ has specific commands \_locks\_loces not look like read

- END -

- no specific commands