Verilog & UVM Editor

post_design@live.com

Agent

- Overview
- Before Start
- Vlog Utilities
- UVM Utilities

Overview

- Generate following blocks automatically
 - Verilog port list for module
 - Implement for Verilog instances
 - definition for wire and reg
 - loop codes
 - user-defined template
 - Interface
 - UVM field

Before Start

- Setup environment \$VLOG_AIDE_HOME
 Put scripts into \$VLOG_AIDE_HOME/src
- Setup environment \$VLOG_LIBRARY_PATH Location of template files
- Setup environment \$VLOG_AIDE_RTL_PATH
 Path for design

Vlog-Utilities

- AutoPort
- AutoInst
- AutoDef
- AutoGen
- AutoInf
- Template

AutoPort

- Gvim Menu: Vlog-Utilites->AutoPort
- Gvim Command: AutoPort
- Mark: /*vlog_aide:auto

```
module auto_port(/*vlog_aide:auto_port*/);

input test1;
input test21, test22, test23;
input [3:0] test3;
input [`DATA_WIDTH-1:0] test4;
output test5, test51;
output [15:0] test6;
inout test7;

endmodule
```



```
module auto_port(/*vlog_aide:auto_port*/
/*vlog_aide:auto_port begin*/
/*vlog aide:auto port input ports*/
test4, test3, test23, test22, test21, test1,
/*vlog aide:auto port output ports*/
test6, test51, test5,
/*vlog aide:auto port inout ports*/
test7
/*vlog aide:auto port end*/
input
            test1;
input
            test21, test22, test23;
input [3:0] test3;
input [`DATA WIDTH-1:0] test4;
            test5, test51;
output
output [15:0] test6;
            test7;
inout
endmodule
```

AutoInst

- Gvim Menu: Vlog-Utilities->Auto-Instance
- Gvim Command: AutoInst

```
Jta
module inst1(/*vlog aide:auto port*/);
                                                      module inst2(
                                                       input
                                                                      inst2 in0,
parameter DIN WIDTH = 16;
                                                                      inst2_in1, inst2_in2,
                                                       input
                                                       input [DIN WIDTH-1:0] inst2 in3,
input
               inst1 in0;
                                                       input [7:0]
                                                                       inst2 in4, inst2 in5,
input
               inst1 in1, inst1 in2;
                                                       output reg signed [15:0]
                                                                                 inst2 out0,
input [5:0]
                inst1 in3;
                                                       output [DOUT WIDTH-1:0]
                                                                                      inst2 out1, inst2 out2,
input [`DATA WIDTH-1:0] inst1 in4;
                                                       output reg [DIN WIDTH*2-1:0] inst2 out3
input [DIN WIDTH-1:0] inst1 in5;
                inst1_out0, inst1_out2;
output
                                                      parameter DIN WIDTH = 16,
                  inst1_out3;
output [15:0]
                                                            DOUT_WIDTH = 32;
output [DIN WIDTH*2-1:0]
                               inst1 out4;
                                                      endmodule
endmodule
```

AutoInst

```
\label{eq:continuous} module top(/*vlog_aide:auto_port*/); \\ inst1 dut1(/*vlog_aide:auto_inst inst1.v*/); \\ inst2 \#(8,16) dut2(/*vlog_aide:auto_inst inst2.v*/); \\ endmodule
```

```
module top(/*vlog_aide:auto_port*/);
inst1 dut1(/*vlog_aide:auto_inst inst1.v*/
  /*vlog_aide:auto_inst begin*/
  /*vlog_aide:auto_inst input ports*/
  .inst1 in3 (inst1 in3[5:0]),
  .inst1 in1 (inst1 in1),
  .inst1_in2 (inst1_in2),
  .inst1_in0 (inst1_in0),
  .inst1_in5 (inst1_in5[15:0]),
  .inst1_in4 (inst1_in4[`DATA_WIDTH-1:0]),
  /*vlog_aide:auto_inst output ports*/
  .inst1_out4 (inst1_out4[31:0]),
  .inst1_out0 (inst1_out0),
  .inst1_out2 (inst1_out2),
  .inst1_out3 (inst1_out3[15:0])
  /*vlog_aide:auto_inst end*/
inst2 #(8,16) dut2(/*vlog_aide:auto_inst inst2.v*/
  /*vlog_aide:auto_inst begin*/
  /*vlog_aide:auto_inst input ports*/
  .inst2 in2 (inst2 in2),
  .inst2_in5 (inst2_in5[7:0]),
  .inst2_in4 (inst2_in4[7:0]),
  .inst2_in0 (inst2_in0),
  .inst2_in3 (inst2_in3[7:0]),
  .inst2_in1 (inst2_in1),
  /*vlog_aide:auto_inst output ports*/
  .inst2_out0 (inst2_out0[15:0]),
  .inst2_out3 (inst2_out3[15:0]),
  .inst2_out1 (inst2_out1[15:0]),
  .inst2_out2 (inst2_out2[15:0])
  /*vlog aide:auto inst end*/
endmodule
```

AutoInst

```
module inst1(/*vlog_aide:auto_port*/);
parameter DIN WIDTH = 16:
input
               inst1 in0:
               inst1 in1. inst1 in2:
input
input [5:0]
                inst1 in3:
//input [`DATA WIDTH-1:0] inst1 in4;
input [DIN_WIDTH-1:0] inst1_in5;
output
                inst1 out0, inst1 out2;
output [15:0]
                  inst1 out3;
output [DIN WIDTH*2-1:0]
                               inst1 out4;
endmodule
```

```
module top(/*vlog_aide:auto_port*/);
inst1 dut1(/*vlog aide:auto inst inst1.v*/
  /*vlog_aide:auto_inst begin*/
  /*vlog_aide:auto_inst input ports*/
  .inst1 in3
              (top_in3[5:0]),
  .inst1_in1
              (top_in1),
  .inst1 in2
              (top_in2),
  .inst1_in0 (top_in0),
  .inst1_in5
              (top_in5[15:0]),
  .inst1_in4 (top_in4[`DATA_WID'TH-1:0]),
  /*vlog_aide:auto_inst output ports*/
  .inst1 out4 (top out4[31:0]),
  .inst1_out0 (top_out0),
  .inst1 out2 (top out2),
  .inst1_out3 (top_out3[15:0])
  /*vlog aide:auto inst end*/
inst2 #(8,16) dut2(/*vlog_aide:auto_inst inst2.v*/
  /*vlog_aide:auto_inst begin*/
  /*vlog aide:auto inst input ports*/
  .inst2 in2 (inst2 in2),
  .inst2 in5 (inst2 in5[7:0]),
  .inst2_in4 (inst2_in4[7:0]),
  .inst2 in0 (inst2 in0).
  .inst2_in3 (inst2_in3[7:0]),
  .inst2_in1 (inst2_in1),
  /*vlog_aide:auto_inst output ports*/
  .inst2_out0 (inst2_out0[15:0]),
  .inst2_out3 (inst2_out3[15:0]),
  .inst2_out1 (inst2_out1[15:0]),
  .inst2 out2 (inst2 out2[15:0])
  /*vlog aide:auto inst end*/
endmodule
```

```
module top(/*vlog_aide:auto_port*/);
inst1 dut1(/*vlog_aide:auto_inst inst1.v*/
  /*vlog aide:auto inst begin*/
  /*vlog aide:auto inst input ports*/
  .inst1_in3 (top_in3[5:0]),
  .inst1_in1 (top_in1),
  .inst1 in2 (top in2),
  .inst1_in0 (top_in0),
  .inst1_in5 (top_in5[15:0]),
  /*vlog_aide:auto_inst output ports*/
  .inst1_out4 (top_out4[31:0]),
  .inst1_out0 (top_out0),
  .inst1_out2 (top_out2),
  .inst1_out3 (top_out3[15:0])
  /*vlog_aide:auto_inst end*/
inst2 #(8,16) dut2(/*vlog_aide:auto_inst inst2.v*/
  /*vlog_aide:auto_inst begin*/
  /*vlog_aide:auto_inst input ports*/
  .inst2_in2 (inst2_in2),
  .inst2 in5 (inst2 in5[7:0]),
  .inst2_in4 (inst2_in4[7:0]),
  .inst2 in0 (inst2 in0),
  .inst2_in3 (inst2_in3[7:0]),
  .inst2 in1 (inst2 in1),
  /*vlog aide:auto inst output ports*/
  .inst2_out0 (inst2_out0[15:0]),
  .inst2 out3 (inst2 out3[15:0]),
  .inst2 out1 (inst2 out1[15:0]),
  .inst2_out2 (inst2_out2[15:0])
  /*vlog_aide:auto_inst end*/
);
endmodule
```

AutoDefine

- Generate definitions of
 - Signals of sequential blocks
 - Signals of combinational blocks
 - Signals of assign statement
 - Signals of instances' outputs
 - Signals of module's outputs
- Support Verilog-2001
- Gvim Menu: Vlog-Utilities->Auto-Define
- Gvim Command: AutoDef
- Mark: /*vlog_aide:auto_define*/

AutoDefine

Coding Style

```
always @(posedge clk)
if (!reset_n)
   a <= #`FFD 0;
else
   a <= #`FFD b + c;
```

```
always @(posedge clk)
if (!reset_n)
    a <= #`FFD 0;
else
    a[7:0] <= #`FFD b + c;
```

```
always @(posedge clk)
if (!reset_n)
    a <= #`FFD 8'd0;
else
    a <= #`FFD b + c;
```

```
always @(posedge clk)

if (!reset_n)

a <= #`FFD 0;

else

a <= #`FFD b + 8'h1;
```

```
always @(posedge clk)
if (!reset_n)
a[7:0] <= #`FFD 0;
else
a <= #`FFD b + c;
```

```
reg signed [7:0] a;
always @(posedge clk)
if (!reset_n)
a <= #`FFD 0;
else
a <= #`FFD b + c;
```

AutoInterface

- Gvim Menu: Vlog-Utilities->AutoInterface
- Gvim Command: AutoInf <inf_name>
 <begin> <end>
- Mark (optional):

```
/*vlog_aide:auto_inf <inf_name> begin*/
ports;
```

/*vlog_aide:auto_inf <inf_name> end*/

AutoGenerate

- Gvim Menu: Vlog-Utilities->Auto-Generate
- Gvim Command: AutoGen
- Mark:

```
/*vlog-aide:auto_gen <var1>=<begin>, <end>, <step> begin your code; vlog-aide:auto_gen end*/
```

AutoGenerate – Delay Chain

```
always @(posedge clk) begin
din_d0 <= #`FFD din;
/*vlog_aide:auto_gen i=1,10,1 begin
din_d$(i) <= din_d$(i-1);
vlog_aide:auto_gen i, end*/
end
```



```
always @(posedge clk) begin
din_d0 <= #`FFD din;
/*vlog_aide:auto_gen i=1,10,1 begin*/
din_d1 <= din_d0;
din_d2 <= din_d1;
din_d3 <= din_d2;
din_d4 <= din_d3;
din_d5 <= din_d4;
din_d6 <= din_d5;
din_d6 <= din_d5;
din_d7 <= din_d6;
din_d8 <= din_d7;
din_d9 <= din_d8;
din_d10 <= din_d9;
/*vlog_aide:auto_gen end*/
end
```

AutoGenerate – PE Array

/*vlog_aide:auto_gen i=0,9,1 begin pe_cell cell\$(i)(.clk(clk), .din(din[\$(i*8+7):0]), .dout(dout_\$(i)[7:0])); vlog aide:auto gen i, end*/



/*vlog_aide:auto_gen i=0,9,1 begin*/
pe_cell cell0(.clk(clk), .din(din[7:0]), .dout(dout_0[7:0]));
pe_cell cell1(.clk(clk), .din(din[15:0]), .dout(dout_1[7:0]));
pe_cell cell2(.clk(clk), .din(din[23:0]), .dout(dout_2[7:0]));
pe_cell cell3(.clk(clk), .din(din[31:0]), .dout(dout_3[7:0]));
pe_cell cell4(.clk(clk), .din(din[39:0]), .dout(dout_4[7:0]));
pe_cell cell5(.clk(clk), .din(din[47:0]), .dout(dout_5[7:0]));
pe_cell cell6(.clk(clk), .din(din[55:0]), .dout(dout_7[7:0]));
pe_cell cell7(.clk(clk), .din(din[63:0]), .dout(dout_8[7:0]));
pe_cell cell8(.clk(clk), .din(din[71:0]), .dout(dout_9[7:0]));
/*vlog_aide:auto_gen end*/

AutoGenerate – 2D Memory

```
always @(posedge clk) begin
 if (rst n) begin
   /*vlog_aide:auto_gen i=0,3,1 j=0,2,1 begin
   mem \$(i) \$(i) = 8'h0;
   vlog aide:auto gen i,j, end*/
 end
 else begin
   case (addr i)
   /*vlog aide:auto gen i=0,3,1 begin
   $(i): begin
      case (addr i)
      /*vlog aide:auto gen i=0.2,1 begin
      S(i) : mem S(i) S(i) = din:
      vlog aide:auto gen i end*/
      endcase
   vlog aide:auto gen i, end*/
   endcase
 end
end
```

```
always @(posedge clk) begin
 if (rst n) begin
    /*vlog aide:auto gen i=0,3,1 j=0,2,1 begin*/
    mem 0 \ 0 = 8 \text{'h}0:
    mem 0 \ 1 = 8 \text{'h}0;
    mem 0 \ 2 = 8 \text{'h}0:
    mem 1 0 = 8 \text{h} 0;
    mem 1 1 = 8'h0;
    mem 1 2 = 8 \text{'h}0;
    mem 2.0 = 8 \text{h0}:
    mem 2.1 = 8 \text{h0};
    mem 2 2 = 8 \text{'h} 0:
    mem 3.0 = 8 \text{h0};
    mem 3.1 = 8'h0;
    mem 3 2 = 8 \text{h0};
/*vlog aide:auto gen end*/
 end
 else begin
    case (addr i)
    /*vlog_aide:auto_gen i=0,3,1 begin*/
    0 : begin
      case (addr i)
      /*vlog aide:auto gen j=0.2,1 begin
      \$(i) : mem \ 0 \ \$(i) = din;
      vlog aide:auto gen j, end*/
      endcase
     end
     1: begin
       case (addr i)
       /*vlog aide:auto gen j=0,2,1 begin
       (i) : mem 1 (i) = din;
      vlog aide:auto gen i, end*/
      endcase
    2: begin
      case (addr j)
      /*vlog aide:auto gen j=0,2,1 begin
      (i) : mem 2 (i) = din;
      vlog aide:auto gen j, end*/
      endcase
     end
    3: begin
      case (addr j)
      /*vlog aide:auto gen j=0,2,1 begin
      \$(j) : mem \ 3 \ \$(j) = din;
      vlog aide:auto gen j, end*/
      endcase
    end
/*vlog aide:auto gen end*/
    endcase
 end
end
```

```
always @(posedge clk) begin
  if (rst n) begin
    /*vlog aide:auto gen i=0,3,1 j=0,2,1 begin*/
    mem 0 \ 0 = 8'h0;
    mem 0 1 = 8'h0:
    mem 0.2 = 8'h0:
    mem 1 0 = 8'h0;
    mem 1 1 = 8'h0:
    mem 1 2 = 8'h0;
    mem 2 0 = 8'h0:
    mem 2 1 = 8'h0;
    mem 2 2 = 8'h0;
    mem 3.0 = 8'h0;
    mem 3 1 = 8'h0;
    mem 3 2 = 8'h0;
/*vlog aide:auto gen end*/
  end
  else begin
    case (addr i)
    /*vlog aide:auto gen i=0,3,1 begin*/
    0: begin
       case (addr i)
       /*vlog aide:auto gen j=0.2,1 begin*/
       0: \text{mem } 0 = \text{din}
       1 : mem \ 0 \ 1 = din;
       2 : mem \ 0 \ 2 = din;
/*vlog aide:auto gen end*/
       endcase
    end
    1: begin
       case (addr i)
       /*vlog aide:auto gen j=0.2.1 begin*/
       0: mem 1 0 = din:
       1: mem 1 1 = din;
       2 : mem \ 1 \ 2 = din;
/*vlog aide:auto gen end*/
       endcase
    2: begin
       case (addr i)
       /*vlog aide:auto gen j=0,2,1 begin*/
       0: \text{mem } 2 = 0 = \text{din};
       1: mem 2 1 = din;
       2 : mem \ 2 \ 2 = din;
/*vlog aide:auto gen end*/
       endcase
    end
    3: begin
       case (addr j)
       /*vlog aide:auto gen j=0,2,1 begin*/
       0: \text{mem } 3 \ 0 = \text{din};
       1 : mem \ 3 \ 1 = din;
       2 : mem \ 3 \ 2 = din;
/*vlog aide:auto gen end*/
       endcase
/*vlog aide:auto gen end*/
    endcase
  end
end
```

Template

Gvim Command: Tmp <template_file> <arg1> <arg2> ...

```
# flop(clk, reset)
always @(posedge $(clk)) begin
if ($(reset)) begin

end
else begin

end
end
```

UVM-Utilities

- UVM Templates
 - uvm_component
 - uvm_driver
 - uvm_agent
 - uvm_env
 - uvm_test
 - uvm_object
 - uvm_sequence_item
 - uvm_transaction
 - uvm_sequence

AutoField

Gvim Menu: UVM-Utilities->AutoField

• Gvim Command: AutoField_hadin __end>

<flag>

```
`ifndef TEST_SV
'define TEST_SV
class test extends uvm sequence item;
 typedef enum {A, B, C} user type1 e;
  typedef enum {D,
          F} user type2 e;
  int
         test1:
  string test2;
  user class test3:
         test4[];
  user type1 e
                   test5[3];
  user type2 e
                   test6[$];
                 test7[int];
  user class
  'uvm object utils begin(test)
  'uvm object utils end
  function new(string name = "test");
    super.new(name);
  endfunction
endclass
`endif
```

```
ifndef TEST_SV
'define TEST SV
class test extends uvm sequence item;
  typedef enum {A, B, C} user type1 e;
  typedef enum {D,
          E.
         F} user type2 e;
  int
         test1;
  string
         test2;
  user class test3;
         test4[];
  user typel e
                  test5[3];
  user type2 e
                  test6[$];
  user class
                test7[int];
  'uvm object utils begin(test)
    'uvm field object(test, UVM DEFAULT)
    'uvm field object(enum, UVM DEFAULT)
    'uvm field int(test1, UVM DEFAULT)
    'uvm field string(test2, UVM DEFAULT)
    'uvm field object(test3, UVM DEFAULT)
    'uvm field array int(test4, UVM DEFAULT)
    'uvm field sarray enum(user typel e, test5,
UVM DEFAULT)
    'uvm field queue enum(user type2 e, test6,
UVM DEFAULT)
    'uvm field aa object int(test7, UVM DEFAULT)
    'uvm field object(new, UVM DEFAULT)
  'uvm object utils end
  function new(string name = "test");
    super.new(name);
  endfunction
endclass
`endif
```