

Welcome!






Vitis Al Deepdive

Fan Zhang Ph.D
Software and Al Technical Marketing



Vitis AI: Unified AI Inference Solution Stack






Vitis AI: Unified AI Inference Solution Stack

User Applications and Demo Zoo **Frameworks** Caffe **TensorFlow Vitis Al Models** Model Zoo **Custom Models** Al Optimizer > Support both edge and cloud Al Profiler Vitis Al Support Al model zoo Al Quantizer **Development Kit Al Library** Several releases before this Al Compiler Vitis Al release Vitis Runtime DPU **Deep Learning Processing Unit (DPU)** CNN-CNN-LSTM-**CNN-AIE** LSTM-AIE Zynq Alveo Alveo




Model Zoo






Model Zoo

Name	Framework	Backbone	Input Size	OPS per image	Traini
cf_resnet50_imagenet_224_224_7.7G	caffe	resnet50	224*224	7.7G	ImageNet ⁻
cf_resnet18_imagenet_224_224_3.65G	caffe	resnet18	224*224	3.65G	ImageNet [*]
cf_inceptionv1_imagenet_224_224_3.16G	caffe	inception_v1	224*224	3.16G	ImageNet [*]
cf_inceptionv2_imagenet_224_224_4G	caffe	bn-inception	224*224	4G	ImageNet [*]
cf_inceptionv3_imagenet_299_299_11.4G	caffe	inception_v3	299*299	11.4G	ImageNet [*]
cf_inceptionv4_imagenet_299_299_24.5G	caffe	inception_v3	299*299	24.5G	ImageNet [*]
cf_mobilenetv2_imagenet_224_224_0.59G	caffe	MobileNet_v2	224*224	608M	ImageNet [*]





Al Quantizer: Overall Workflow





AI Quantizer



Al Compiler

- Compilation is hardware dependent, need to assign a platform in advance.
- > The output after compilation is the deep learning model itself, pre/post processing are excluded.


```
Kernel topology "resnet50 kernel graph.jpg" for network "resnet50"
kernel list info for network "resnet50"
                              Kernel ID : Name
                                      0 : resnet50 0
                                      1 : resnet50<u>1</u>
                            Kernel Name : resnet50 0
                            Kernel Type : DPUKernel
                              Code Size : 0.64MB
                             Param Size : 24.35MB
                          Workload MACs: 6964.51MOPS
                        IO Memory Space : 2.25MB
                             Mean Value : 0, 0, 0,
                     Total Tensor Count : 59
               Boundary Input Tensor(s) (H*W*C)
                             input:0(0) : 224*224*3
              Boundary Output Tensor(s) (H*W*C)
        resnet_v1_50_logits_Conv2D:0(0) : 1*1*1000
                       Total Node Count: 58
                          Input Node(s)
           resnet v1 50 conv1 Conv2D(0) : 224*224*3
                         Output Node(s)
                                          (H*W*C)
          resnet v1 50 logits Conv2D(0) : 1*1*1000
```



Al Library: Unified runtime APIs

Unified Vitis Al runtime

edge and cloud



© Copyright 2019 Xilinx

Deploy Resnet50 Using Vitis Al runtime APIs


```
const auto model_dir_name = std::string("/usr/share/vitis_ai_library/models/resnet50");
auto runners = vitis::ai::DpuRunner::create dpu runner(model dir name);
auto runner = dynamic cast<vart::dpu::DpuRunnerExt*>(runners[0].get());
auto input scale = runner->get input scale();
auto output scale = runner->get output scale();
auto image file name = std::string(argv[1]);
cv::Mat input image = read image(image file name);
auto input tensors = runner->get input tensors();
auto input tensor = input tensors[0];
auto height = input tensor->get dim size(1);
auto width = input tensor->get dim size(2);
auto input size = cv::Size(width, height);
auto input tensor buffer = runner->get inputs()[0];
auto output tensor buffer = runner->get outputs()[0];
// preprocess, i.e. resize if necessary
cv::Mat image = preprocess_image(input_image, input_size);
// set the input image and preprocessing
void* data in = nullptr;
size t size in = 0u;
std::tie(data in, size in) =
    input tensor buffer->data(std::vector<int>{0, 0, 0, 0});
setImageBGR(image, data in, input scale[0]);
auto v =
    runner->execute async({input tensor buffer}, {output tensor buffer});
auto status = runner->wait((int)v.first, -1);
CHECK EQ(status, 0) << "failed to run dpu";
// post process
auto topk = post process(output tensor buffer, output scale[0]);
// print the result
print topk(topk);
```



Vitis Al Library: the What?

- Vitis Al Library provides high-level API based libraries across different vision tasks: classification, detection, segmentation and etc.
 - Reference applications to help customers' fast prototyping
 - Optimized codes used in Al applications and products









Al Application General Processing Flow


A typical abstraction of processing flow:



- Algorithm-level processing
 - » Data normalization before sending to DPU
 - » Post processing (e.g. bounding boxes decoding in detection)
- Additional system-level workloads for Al inference
 - » Color conversion / resizing
 - » Path planning / control / status update




What Vitis Al Library Provides



- Al Library offers libraries for
 - Algorithm-level optimization
 - Open and easy to extend
 - Directly support models in Al Model Zoo



Al Library Deepdive





Al Library Samples

- The Vitis AI Library provides image test samples, video test samples, performance test samples for all the above networks. Each sample has the following four kinds of test sample.
 - test_jpeg_[model type]
 - test_video_[model type]
 - test_performance_[model type]
 - test_accuracy_[model type]
- In addition, the kit provides the corresponding performance test program. For video based testing, we recommend to use raw video for evaluation. Because decoding by software libraries on Arm® CPU may have inconsistent decoding time, which may affect the accuracy of evaluation.



Al Library Samples: test_jpeg_yolov3

```
root@xilinx-zcu102-2019 1:/usr/share/XILINX AI SDK/samples/yolov3#./test jpeg yolov3 voc 416x416
 sample yolov3 voc 416x416.jpg
WARNING: Logging before InitGoogleLogging() is written to STDERR
I0923 02:13:51.147414 15392 process result.hpp:78] RESULT: 6
                                                                -9.86494
                                                                                133.408 139.6652
55.254 0.999673
I0923 02:13:51.147737 15392 process result.hpp:78] RESULT: 6
                                                                113.796 142.11 190.103 182.4020
.990521
I0923 02:13:51.147800 15392 process result.hpp:78] RESULT: 6
                                                                402.753 129.565 512
                                                                                        251.4110
.970362
I0923 02:13:51.147862 15392 process_result.hpp:78] RESULT: 6
                                                                351.843 144.018 415.105 168.4570
.873677
```



Fast implementation of YOLOv3 demo by very simple code

```
int main(int argc, char *argv[]) {
   return xilinx::ai::main_for_jpeg_demo(
        argc, argv,
      [] {
        return xilinx::ai::Y0L0v3::create(xilinx::ai::Y0L0v3_V0C_416x416);
      },
       process_result);
}
```



Easy-to-Use APIs to Deploy Full Algorithm

Seamlessly compatible with Al Model Zoo
- Classification, detection, segmentation and others

Samples for fast prototyping

- Every algorithm has several samples, image, video and performance benchmarking
- Complicated samples can be refer to Al Demo Zoo which is also built on Al LIbrary

High-level APIs to deploy algorithm

- No need to consider algorithm-level processing and DPU running codes


Support multiple deploying approaches

- Besides suggested high-level APIs, DPU running can be also controlled by users



Al Profiler


- ▶ The Vitis AI profiler tools is a set of tools that helps profile and visualize AI applications based on the Vitis AI Library:
 - Easy to use; requires neither the change in user's code nor re-compilation of the program
 - Figuring out hot spots or bottlenecks of preference at a glance
 - Illustrating the running state of difference computing units





Al Profiler

Xilinx Vitis Al Profile: Timeline





DPU Target Reference Design

```
xdpu
- dpu_ip
                                      # rtl kernel
--- apps
    └── Vitis
        - models
         - sample
        - dnndk
                                      # dnndk librarys
        └─ setup.sh
└─ prj
    -- Vitis
        - kernel xml
                                      # pre-build SD card image
           -- dpu
           L-- sfm
          - Makefile
          - dpu conf.vh
         - config_file
                                      # config file
           - prj_config
           - prj_config_102_3dpu
                                      # integrate 3DPU on zcu102
           ___ prj_config_104_2dpu
                                      # integrate 2DPU on zcu104
         — scripts
        README.md
```

- > DPU IP
- > Model and related libraries


- > Prebuild image
- > Config files




Demo Zoo



- ✓ Completely build from Al model zoo and Vitis Al Library
- **✓** Compatible with the latest DPU overlays and Vitis Tools
- ✓ Designed for multiple scenario and applications







Vitis Al v1.1 Available NOW!



https://github.com/Xilinx/Vitis-Al





Thank You



Xilinx Core Values

Excellence

- Question, learn, and innovate for exceptional results

▶ Teamwork

- Work together in the best interest of Xilinx
- Embrace diversity of thought and experience
- Collaborate effectively and respectfully

Accountability

- Own commitments to their full conclusion
- Deal with the unexpected quickly and professionally
- Be transparent about issues, see them as opportunities, and learn from them

