


## Whole Application Acceleration Designing an Al-enabled System

Alvin Clark
Sr. Technical Marketing Engineer



#### **Design Overview**


> Design captures 640x480 camera data @ 60FPS, runs neural network inference, and displays the results on a monitor.



- > The neural network has been trained to accept RGB images at 512x256
- > The camera outputs UYVY video format, but this is converted to RGB in the platform
- The design must resize the RGB video
- Mean values must be subtracted from each pixel and a scale factor of 0.5 must be applied for input normalization



#### **Base Performance**




Operation	Time	Interpretation
OpenCV Resize	6.03 ms	Resizing, 640x480 down to 512x256
Normalization + Set Input Image	9.54 ms	Mean value subtraction and scale factor application, processed in software using Neon by Vitis AI Libraries and Copy input image into the DPU's buffers
DPU Run Task	47.26 ms	Actual ML processing time in the B1152F DPU
PostProcessing	3.950 ms	argmax output layers and overlays, processed in software
Total:	66.81 ms	Total Latency




#### Accelerating the Whole Application: The Xilinx Advantage

### World-Class SW Acceleration Tools and Libraries



#### I/O and Memory Flexible Devices



Al Inference

Performance

Critical Functions




Performance

**Critical Functions** 

#### **Data Streaming**

# Without streaming Control DRAM Cache DRAM Latency = A + B + C + D + (5 \* DDR Latency)

#### With streaming






#### **Data Streaming**

# Without streaming Control Unit A B Cache DRAM DRAM Latency = A + B + C + D + (5 \* DDR Latency)

#### With streaming and mm






#### **Vitis Vision Libraries**

https://github.com/Xilinx/Vitis\_Libraries/tree/master/vision (Libraries)

https://xilinx.github.io/Vitis\_Libraries/vision/ (User Guide)






#### Vitis Vision Libraries (xf::cv::)

Absolute Difference	Delay	Mean and Standard Deviation	Sum
Accumulate	Demosaicing	Max	SVM
Accumulate Squared	Dilate	MaxS	Thresholding
Accumulate Weighted	Duplicate	Median Blur Filter	Atan2
AddS	Erode	Min	Inverse (Reciprocal)
Addweighted	FAST Corner Detection	MinS	Look Up Table
Autowhitebalance	Gaincontrol	MinMax Location	Square Root
Badpixelcorrection	Gammacorrection	Mean Shift Tracking	WarpTransform
Bilateral Filter	Gaussian Filter	Otsu Threshold	Zero
Bit Depth Conversion	Gradient Magnitude	Paintmask	
Bitwise AND	Gradient Phase	Pixel-Wise Addition	
Bitwise NOT	Harris Corner Detection	Pixel-Wise Multiplication	
Bitwise OR	Histogram Computation	Pixel-Wise Subtraction	
Bitwise XOR	Histogram Equalization	Reduce	
Box Filter	HOG	Remap	
BoundingBox	HoughLines	Resolution Conversion (Resize)	
Canny Edge Detection	Preprocessing for Deep Neural Networks	BGR2HSV	
Channel Combine	Pyramid Up	convertScaleAbs	
Channel Extract	Pyramid Down	Scharr Filter	
Color Conversion	InitUndistortRectifyMapInverse	Set	
Color Thresholding	InRange	Sobel Filter	
Compare	Integral Image	Semi Global Method for Stereo Disparity Estimation	
CompareS	Dense Pyramidal LK Optical Flow	Stereo Local Block Matching	
Crop	Dense Non-Pyramidal LK Optical Flow	SubRS	
Custom Convolution	Kalman Filter	SubS	



#### **Design Flows**



#### Hierarchical Accelerator: Built for composability/accessibility

#### **Function Prototypes**

x\_pipeline\_ssd(image\_in, image\_out, width\_in, height\_in, width\_out, height\_out, use\_mean, mean, scale)


flow\_control(axi\_stream\_image\_in, axis\_video\_in\_synced, height, width)

xf::cv::axiStrm2xfMat(axis\_video\_in\_synced, in\_mat)

xf::cv::resize(xf::cv::Mat src, xf::cv::Mat out\_rgb)

image\_normalize(out\_rgb, out\_mat, use\_mean, scale\_r, scale\_g, scale\_b, mean\_r, mean\_g, mean\_b)


xf::cv::xfMat2Array(xf::cv::Mat out\_mat, image\_out)





#### **Vitis HLS: Key Pragmas**

▶ Pipelining:




```
int a[N], b[N], c[N];


Loop_1: for (i=0;i<=N-1;i++) {
    b[i] = a[i] + in1;
}

Loop_2: for (i=0;i<=N-1;i++) {
    c[i] = b[i] * in2;
}
```

Dataflow:

 Arrays are changed to FIFOs to allow concurrent execution of Loop\_1 and Loop\_







#### **Code Snippet**

Top Level Function Definition

Interface definitions

Dataflow the processing

Internal streaming variable declarations-

Synchronize to start of frame

Convert from axi stream to xf::Mat

Resize the image


Subtract the mean values and apply scale

Convert from xf::Mat to memory mapped interface

```
void x pipeline ssd(hls::stream<ap axiu<24, 3, 1, 1> >& image in,
                          ap_uint<AXI_WIDTH> *image_out,
                          int width in, int height in, int width out,
                          int height out, int use mean, float scale r,
                          float scale g, float scale b, unsigned char mean r,
                          unsigned char mean_g, unsigned char mean_b)
#pragma HLS INTERFACE axis port = image in
#pragma HLS INTERFACE m axi port = image out offset = slave bundle = image out gmem depth = 131072
#pragma HLS INTERFACE s axilite port = image out bundle = control
#pragma HLS INTERFACE s axilite port = width in bundle = control
#pragma HLS INTERFACE s_axilite port = height_in bundle = control
#pragma HLS INTERFACE s axilite port = width out bundle = control
#pragma HLS INTERFACE s axilite port = height out bundle = control
#pragma HLS INTERFACE s_axilite port = use_mean bundle = control
#pragma HLS INTERFACE s axilite port = scale r bundle = control
#pragma HLS INTERFACE s_axilite port = scale_g bundle = control
#pragma HLS INTERFACE s axilite port = scale b bundle = control
#pragma HLS INTERFACE s axilite port = mean r bundle = control
#pragma HLS INTERFACE s axilite port = mean g bundle = control
#pragma HLS INTERFACE s axilite port = mean b bundle = control
#pragma HLS INTERFACE s axilite port = return bundle = control
  oragma HIS DATAFLOW
        hls::stream<ap_axiu<24, 0, 0, 0> > px_in_synced;
        xf::cv::Mat<XF_8UC3, MAX_IN_HEIGHT, MAX_IN_WIDTH, NPC> in_mat(height_in, width_in);
        #pragma HLS STREAM variable=in mat.data depth=256 dim=1
        xf::cv::Mat<XF 8UC3, MAX IN HEIGHT, MAX IN WIDTH, NPC> in rgb(height in, width in);
        #pragma HLS STREAM variable=in_rgb.data depth=256 dim=1
        xf::cv::Mat<XF 8UC3, MAX OUT HEIGHT, MAX OUT WIDTH, NPC> out rgb(height out, width out);
        #pragma HLS STREAM variable=out_rgb.data depth=256 dim=1
        xf::cv::Mat<XF_8UC3, MAX_OUT_HEIGHT, MAX_OUT_WIDTH, NPC> out_mat(height_out, width_out);
         #pragma HLS STREAM variable=out mat.data depth=256 dim=1
         <code>flow_control(image_in, px_in_synced, height_in, width_in)</code>
        xf::cv::axiStrm2xfMat<24, XF_8UC3, MAX_IN_HEIGHT, MAX_IN_WIDTH, NPC>(px in synced,in mat)
        xf::cv::resize<XF INTERPOLATION NN,</pre>
        xf::cv::xfMat2Array<AXI_WIDTH, XF_8UC3, MAX_OUT_HEIGHT, MAX_OUT_WIDTH, NPC>(out_mat, image_out)
                   © Copyright 2020 Xilinx
```


#### ML+X Design Example Results

- Clock Frequency: set to 250 MHz
- HLS determines max latency is 320,002 cycles which is 12,802 cycles added onto the 640x480 number of clocks (307,200)
- At 250MHz this is 51.208us
- Operates in parallel with DPU to increase throughput






#### **Accelerated Performance**



Operation	Original Latency	Accelerated Latency	Interpretation
X_pipeline_ssd	6.03 ms	0.051 ms	Streaming accelerator resize, normalize, and copy to DDR.
Set Input Image	9.54 ms	5.63 ms	Copy input image into the DPU's buffers
DPU Run Task	47.26 ms	47.26 ms	Actual ML processing time in the B1152F DPU
PostProcessing	3.950 ms	3.950 ms	argmax output layers and overlays, processed in software
Total:	66.81 ms	56.891 ms	Total Latency



#### Adaptive Architecture for System Acceleration





#### Xilinx Runtime: System Management

- Find Xilinx devices
- Create processing Queue
- Load kernel to adaptable resources

```
// get xil devices() is a utility API which will find the xilinx
// platforms and will return list of devices connected to Xilinx platform
auto devices = xcl::get xil devices();
// Selecting the first available Xilinx device
device = devices[0];
auto platform id = device.getInfo<CL DEVICE PLATFORM>(&err);
//Initialization of streaming class is needed before using it.
xcl::Stream::init(platform id);
// Creating Context
OCL CHECK(err, context = cl::Context(device, NULL, NULL, NULL, &err));
// Creating Command Queue
OCL CHECK(
    err,
    q = cl::CommandQueue(context, device, CL QUEUE PROFILING ENABLE, &err));
// Creating Program
OCL CHECK(err, program = cl::Program(context, devices, bins, NULL, &err));
// Creating Kernel
OCL CHECK(err, krnl vadd = cl::Kernel(program, "krnl stream vadd", &err));
// Launch the Kernel
cl::Event b wait event;
OCL CHECK(err, err = q.enqueueTask(krnl vadd, NULL, &b wait event));
```




#### **Xilinx Runtime: Data and Control**

- XRT abstracts adaptable acceleration to standard OpenCL interface
- Set runtime parameters via AXI-Lite interface
- Control Host → Accelerator data transactions

```
Kernel Snapshot

54 void vadd(const unsigned int *in1, // Read-Only Vector 1
55 const unsigned int *in2, // Read-Only Vector 2
56 unsigned int *out_r, // Output Result
57 int size // Size in integer
58 ) {
```




```
110 OCL_CHECK(err, err = krnl_vector_add.setArg(0, buffer_in1));
111 OCL_CHECK(err, err = krnl_vector_add.setArg(1, buffer_in2));
112 OCL_CHECK(err, err = krnl_vector_add.setArg(2, buffer_output));
113 OCL_CHECK(err, err = krnl_vector_add.setArg(3, size));
114
115 // Copy input data to device global memory
116 OCL_CHECK(err,
117 err = q.enqueueMigrateMemObjects({buffer_in1, buffer_in2},
118 0 /* 0 means from host*/));
```



#### Developing an Application with Al Library



#### **Design Flows**



#### Al Libraries: Unified API Interface

Get an instance of derived class


Get width and height for required by Algorithm

DPU run and get results

```
class YOLOv3 {
public:
 static std::unique_ptr<Y0L0v3> create(const std::string &model_name,
                                         bool need_preprocess = true);
protected:
  explicit Y0L0v3();
  YOLOv3(const YOLOv3 \&) = delete;
public:
  virtual ~Y0L0v3();
public:
  virtual int getInputWidth() const = 0;
  virtual int getInputHeight() const = 0;
  virtual YOLOv3Result run(const cv::Mat &image) = 0;
```



## Pre-Processing in Al Library




```
cv::Mat image;
int sWidth = getInputWidth();
int sHeight = getInputHeight();
auto mAP = configurable dpu task ->getConfig().yolo v3 param().test map();
LOG IF(INFO, false) << "tf flag " << tf flag << " " //
                   << "MAP " << MAP << " "
                    << std::endl;
if (mAP) {
 if (!tf flag ) {
    int channel = configurable_dpu_task_->getInputTensor()[0][0].channel;
    float scale = xilinx::ai::tensor scale(
       configurable dpu task ->getInputTensor()[0][0]);
    int8 t *data =
        (int8 t *)configurable dpu task ->getInputTensor()[0][0].data;
   LOG IF(INFO, false) << "scale " << scale << " "
                       << "sWidth " << sWidth << " "
                       << "sHeight " << sHeight << " " //
                       << std::endl;
                                                                  , scale, data
    volov3::convertInputImage(input image, sWidth, sHeight, channe
    image = yolov3::letterbox tf(input image, sWidth, sHeight).clone();
    configurable dpu task ->setInputImageRGB(image);
 else {
  auto size = cv::Size(sWidth, sHeight);
    (Size :- input_inage.Size(// {
   cv::resize(input image, image, size, 0, 0, cv::INTER LINEAR);
    image = input image;
  // convert RGB(image);
   TIC (YOLOV3 SET IMG)
 configurable dpu task ->setInputImageRGB(image);
   TOC (YOLOV3 SET IMG)
TIC (YOLOV3 DPU)
configurable dpu task ->run(0);
 TOC (YOLOV3 DPU)
 TIC__(YOLOV3_POST_ARM)
auto ret = xilinx::ai::yolov3 post process(
    configurable dpu task ->getInputTensor()[0],
   configurable dpu task ->getOutputTensor()[0],
   configurable dpu task ->getConfig(), input image.cols, input image.rows);
 TOC (YOLOV3 POST ARM)
return ret;
```

#### What Preprocessing Functions Need Acceleration?

- Camera Input is 640x480 RGB
- FPN model needs 512x256
- Mean Value Subtraction
- ▶ (optional) Input Scaling

Ultra96 Platform





#### **Implement Custom Pre-Processing**

#### **Pre-processing**

```
void grabFrameFromXPipeline(cl::CommandQueue* q, cl::Kernel* x_pipeline_ssd, u;
 cl int err;
 input->enqueue();
 vector<cl::Event> tasks;
 for (int pr=0; pr<64; pr++) {
   cl::Event event:
   OCL_CHECK(err, err = x_pipeline_ssd->setArg(1, *(buffer_outputs[_pr%8])));
   OCL_CHECK(err, err = q->enqueueTask(*x_pipeline_ssd, NULL, &event));
   tasks.push_back(event);
 for (int _pr=0; _pr<64; _pr++) {
   input->enqueue();
   std::this thread::sleep for(std::chrono::milliseconds(5));
   *(enabled + 0x10) = 0x1;
   input->startStream();
   input->rotateBuf();
   tasks.at(_pr).wait();
   mtxQueueAccel.lock();
   queueAccel.push(mat objects[ pr%8]);
   mtxQueueAccel.unlock();
```





### Thank You

