

Bring Your Applications to Life with Vitis

Rob Armstrong
Director, Software Acceleration and Al Technical Marketing
19 November 2019






Domain Specific Architecture





Domain Specific Architecture

ARCHITECTURE ADAPTABILITY






Platform Transformation

Unified Software Platform

Adaptable & Programmable



2012

2019

Introducing Vitis, Unified Software Platform






Unified Software Platform

Software & Al


Adaptive computing

Edge to Cloud


Free!
Available now!
Standards based



Development Platforms for ALL Developers




OPEN SOURCE



Open Source

Future Today Vitis Al Open Source Available Kubernetes & Docker Plugins Compression Algorithms | Quantization Format | Pytorch & TF Plugins Communities **Vitis Libraries** Standard **Deploy** Integration with Upstream Projects Video | Fintech | Al Models | Math | BLAS | OpenCV Libraries Vitis Runtime **OpenAMP Proliferate** Open Vitis Compiler Frontends Open Source Runtime Linaro Foundation & System SW Vitis Tools Free Enable Free Select Vivado modules as APT packages Vivado Images in Clouds Libraries


Vitis: Unified Software Platform






Shell-Based Development Architecture

- Acceleration is performed in the context of a platform
 - » A pre-configured system containing I/O, status monitoring, and lifecycle management functionality






Vitis: Unified Software Platform






Three Fundamental Operations






The Xilinx Runtime (XRT)

- XRT is a combination of a runtime software layer and kernel driver allowing software to dynamically interact with FPGA and ACAP-based accelerators
- XRT has been in use for several years targeting PCIe-based accelerators such as the Alveo boards
 - » Has now being extended to support shared-memory embedded systems
- On top of the low-level APIs and drivers, Xilinx has built OpenCL API wrappers, media frameworks, and domain-specific acceleration APIs
- These libraries and APIs interoperate with higher-level software frameworks and libraries






Vitis: Unified Software Platform






Vitis: Accelerated Application Flow






General Vitis Workflow

- Vitis has a clearly defined hardware and software build flow
- Hardware is composed in C/C++ using high-level compilers
 - » Software determines acceleration contents, calling pre-optimized libraries, RTL functions, or translating software directly into hardware
 - » Command line options to the compiler and linker define system composition and connectivity
- The software build flow is identical to a "pure" software build flow
 - Interactions with the hardware happen via the XRT API





Familiar SW Environment




Developing Accelerators

- In the software tools, Xilinx collectively refer to the accelerators placed into the FPGA as "kernels"
- Kernels can be developed using any method you choose:
 - » Via high-level synthesis with C, C++, and OpenCL
 - » From tools such as Model Composer, MATLAB, and Simulink
 - From RTL
- The acceleration tools will link these together into reconfigurable binaries to be loaded onto the FPGA at-will to perform acceleration
- Xilinx software tools also provide extensive emulation support, enabling system-level verification and fast debugging of designs



Vitis: Unified Software Platform





Vitis Accelerated Libraries – What?


 Open-Source, performance-optimized libraries offering out-of-the-box acceleration.





Scalable

Vitis Accelerated Libraries are accessible through GitHub and scalable across all Xilinx Platforms.




Seamlessly deploy applications at the edge, on-premise, or in the cloud without having to reimplement your accelerators



Flexible

- Configure, modify, or use the library functions as-is.
- The Vitis accelerated libraries provide the flexibility needed to design custom application accelerators






Vitis Accelerated Libraries Structure

- ▶ Level 1 Vitis Library Primitives
 - » Optimized functions used to build kernels

- ▶ Level 2 Vitis Library Kernels
 - » High-Level optimized kernels with required interfaces


- Level 3 Vitis Library API
 - » Software-API
 - » Initialization and data transfers handled automatically





Vitis Accelerated Libraries Structure

- User can interact with the libraries at all three levels
- Modify primitives for a particular application or used them as templates for new ones.
- Customize or create new kernels.
- Combine existing and custom primitives and kernels to create new libraries
- Modify the library API to support new functions and system configurations






Library Repository

Vitis Accelerated Libraries are hosted on GitHub.



- The repository includes everything needed for development
 - » Documentation
 - » Primitive, kernel, and software source files
 - Tests at each library level
 - » Examples
 - » Demos
 - » Benchmark information






Use Case: 1080P Face Detection



Design Overview


Design captures 1080p60 camera data, runs a neural network inference, and displays the results on a monitor.



- The neural network has been trained to accept RGB images at 640x360
- The camera outputs UYVY video format.
- The design must convert the incoming images to RGB and resize them.




Base Performance



Operation	Time	Interpretation
Camera Capture	34.407 ms	Time required to receive one video frame and convert it to BGR
DPU Create Task	3.992 ms	Initial setup and initialization of the DPU
OpenCV Resize	16.356 ms	Resizing, 1920x1080 down to 640x360
DPU Set Input Image	2.238 ms	Copy input image into the DPU's buffers
DPU Run Task	12.443 ms	Actual ML processing time in the B1152F DPU
SoftMax	2.284 ms	SoftMax output layer, processed in software
NMS	0.022 ms	Non-maximal suppression, processed in software

Performance: ~13 FPS




Pre-process Acceleration using Vitis Vision

- Acceleration is done in completely in software using the Vitis Vision library
- > cv::cvtColor() maps to xf::cv::uyvy2bgr()
- cv::resize() maps to xf::cv::resize()
- Data movement between the application and the accelerated functions as well as scheduling and configuration is handled by the Xilinx Runtime (XRT)




Pre-Processing Pipeline

```
void preProcess( ... )
        # Read in data
        xf::Array2xfMat(image in, in mat)
        # Color Space Converter
        xf::yuyb2bgr(in_mat, in_rgb)
        # Parallel Resize
        xf::resize(in rgb, out rgb)
        # Normalize and Resize Color Components
        normalize(out mat, out rgb)
        # Write out data
        xf::xfMat2Array(out mat, image out)
```





End-to-End Acceleration Performance



 With a clock rate of 300 MHz, processing one pixel per clock. We can process a whole 1080p frame in

1920 × 1080 ×
$$\frac{1}{300 \, MHz}$$
 = 6.91 ms

Can now easily increase our DPU efficiency and meet our FPS target of 60 fps


Summary



The Era of Software-Driven Architecture

- Available now
- Standards, Open

Free!



Call to Action

- Take a test drive! If you don't have an Alveo card or other Xilinx board today, try Vitis in the cloud!
- Refer to our wide array of Vitis getting started examples here:
 - » https://github.com/Xilinx/Vitis_Accel_Examples
- Check out our new Xilinx Developer Site!
 - » Find tutorials, onboarding, application examples, and documentation to get started with Vitis immediately
 - » https://developer.xilinx.com
- Download Vitis from Xilinx.com today!





Q & A



Adaptable. Intelligent.



