
$$\begin{split} T_{CPU} &= n_{clock\ cycles} * T_{clock} = \frac{IC^*CPI}{f_{clock}} \text{ # cpu time} \\ CPI &= \frac{n_{clock\ cycles}}{IC} = \sum_{i=1}^{N_{classes}} CPI_i * \frac{IC_i \text{ # relative\ probability}}{IC} \\ Speedup_{overall} &= \frac{ExTime_{old}}{ExTime_{new}} = \frac{1}{1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}} \text{ # this\ fraction\ is\ 0\ to\ get\ speedup\ max}} \\ &= \frac{1}{1 - \alpha_{parallel} + \frac{a_{parallel}}{N}} \text{ # this\ fraction\ is\ 0\ for\ } \infty - core\ cpu\ \text{ # can\ have\ multiple\ fractions}} \end{split}$$

Thoughput = Performance = 
$$\frac{Workload}{Execution Time} = \frac{W}{T_{max}}$$

$$S = \frac{P_x}{P_x} = \frac{W_x}{P_x} = \frac{T_x}{P_x}$$

$$S_{x/y} = \frac{P_x}{P_y} = \frac{W_x}{W_y} = \frac{T_x}{T_y}$$

Deep-Parallelism (Pipelining, Super-Pipelining), Wide-Parallelism (more than one instruction or stream) Non-pipelined code is a sum of all components. CPI=1. Pipelined code is the slowest stage. CPI>1




Typically, limiting paths are: Memory, Register File, and ALU

$$t_r = t_{clk-a} + t_{setup}???$$

$$t_{exec}^{non-pipelined} = n_{cycles}^{non-pipelined} * T_{clock}^{non-pipelined} = N * \sum_{i=1}^{L} t_i = NLt_{avg}$$

$$P^{non-pipelined} = f = \frac{1}{T_{clock}^{non-pipelined}}$$

$$CPI^{pipelined} = \frac{n_{cycles}^{pipelined}}{N=IC} = \delta + \frac{L-\delta}{N} > 1; \ min = \delta. \ max = L$$



Z<sub>program</sub> = Allocated size of instruction memory = Size of test program in 32-bit words (instructions)  $I_0^{\text{degend}}$  = First address of instruction memory, could be anything, e.g., 0 or 0x0040 0000 = PC<sub>0</sub>

$$t_{exec}^{pipelined} = n_{cycles}^{pipelined} * T_{clock}^{pipelined} = (N + L - 1)(t_{max} + t_r) = (L + (N - 1)\delta)(t_{max} + t_r)$$

$$P_{pipelined} = \frac{f_{clock}^{pipelined}}{CPI^{pipelined}} = \frac{1}{(\delta + \frac{L - \delta}{N})(t_{max} - t_{j})}; \quad if \ max, \ N = \infty$$

$$S = \frac{p^{pipelined}}{p^{non-pipelined}} = \frac{CPI^{non-pipelined}}{CPI^{pipelined}} + \frac{f^{pipelined}_{clock}}{f^{non-pipelined}_{olsoph}} = \frac{1}{\delta + \frac{L-\delta}{N}} + \frac{f^{pipelined}_{clock}}{f^{non-pipelined}_{olsoph}} = \frac{L}{\delta + \frac{L-\delta}{N}} + \frac{t_{avg}}{t_{max}}, \quad if \ max, \ N = \infty$$

$$t_i = t_{avg} = t_{max} = t$$
 # balanced

Hazards (structure - write same time, data - need result, control - branch)

$$n_{cycles}^{pipelined} = L + (N - 1)\delta$$

$$1 \leq \delta = 1 + \sum_{i=1}^{K_{hazard}} p_i^{hazard} p_i^{mispredict} \beta_i \leq L \text{ where } \beta_i \text{ often } = L_i - 1$$

β for branch mispredict with forwarding is 2

$$N_{min} = \frac{L-\delta}{fp/fp-\delta}$$
 #min program size for pipelined to be faster

Faster if  $fp/fn > \delta$  (if long) or fp/fn > L (for any)

## Relations:

$$\begin{split} & C_{pipelined} = C_{non-pipelined} + Lc_r \\ & T_{pipelined} = \frac{t_{max}}{t_{avg}} \frac{T^{non-pipelined}}{L} + t_r \\ & P_{pipelined} = \frac{f_{clock}^{pipelined}}{CPI^{pipelined}} = \frac{1}{\delta + \frac{L-\delta}{N}} \frac{1}{T^{pipelined}} \end{split}$$

$$PCR = \frac{P_{max}^{pipelined}}{C^{pipelined}}$$
 #performance/cost ratio

$$= \frac{1}{\delta(\textit{C}^{\textit{non-pipelined}} + \textit{L}_{\textit{optimal}} c_{r})(\frac{t_{\textit{max}}}{t_{\textit{ono}}} \frac{\textit{T}_{\textit{non-pipelined}}}{\textit{L}_{\textit{optimal}}} + t_{r})}$$

## SPECINT2000 benchmark:

- 25% loads
- 10% stores
- 11% branches
- 2% jumps
- 52% R-type

#### Suppose:

- 40% of loads used by next instruction
- 25% of branches mispredicted
- All jumps flush next instruction

# What is the average $CPI = CPI_{avg}$ ?

- Load/Branch CPI = 1 when no stalling, 2 when stalling
- $-CPI_{load} = 1(0.6) + 2(0.4) = 1.4$
- $CPI_{branch} = 1(0.75) + 2(0.25) = 1.25$

$$CPI_{avg} = (0.25)(1.4) + (0.1)(1) + (0.11)(1.25) + (0.02)(2) + (0.52)(1)$$

```
\frac{\delta PCR}{\delta L} = 0 \Rightarrow L_{optimal} = \sqrt{\frac{C^{non-pipelined}}{c_r}} \frac{T^{non-pipelined}}{t_r} \frac{t_{max}}{t_{avg}}  (floor)
```

### 1045ps=956mhz

lui \$s0, left16; ori \$s0, \$s0, right16

Addressing modes: immediate, register, baseAndOffset, pcRelative, pseudoDirect

```
<u>addi</u> $a0, $zero, 18
lui $at, 4097
ori $a1, $at, 160
                                                                                                    lw $ra, 8($sp)
addi $sp, $sp, 12
ial fib_seq
fib_seq:
addi $sp, $sp, -16
sw $ra, 12($sp)
sw $t0, 8($sp)
sw $t1, 4($sp)
sw $t1, 4($sp)
sw $40, 0($sp)
                                                                                            58 sw $zero, 0($a1)
59 bne $a0, $zero, nonZero
                                                                                                      add $v0, $zero, $zero
                                                                                                                                                                                                                                                   W <u>ieee;</u>
eee.std_logic_1164.
eee.numeric_std.all
ork.my_package.ALL;
                                                                                                       jr $ra
              $a0, $zero, $zero
                                                                                                      <u>addi</u> $v0, $zero, 1
                                                                                                                                                                                                                                                     mips_single_cycle_I
                                                                                           64 sw $v0, 4($a1)
65 bne $a0, $v0, prepareLoop
               $a0, $t0, break
 sll $t1, $a0, 2
add $t1, $a1, $t1
                                                                                                       j break
                                                                                                                                                                                                                                               mips_single_cycle
  sw $v0, 0($t1)
                                                                                                                                                                                                                                                            URE struct OF mips_single_cycle IS
PC_next : std_logic_vector (n_bits_address - 1 DOWNTO 0);
CU_ALUSrc : std_logic;
VP PC_register
                                                                                           68 <u>addi</u> $sp, $sp, -16
69 sw $t0, 12($sp)
70 sw $t1, 8($sp)
lw $a0, 0($sp)
lw $t1, 4($sp)
lw $t0, 8($sp)
lw $ra, 12($sp)
addi $sp, $sp,
                                                                                                                                                                                                                                                               _next : IN std_logic_vector (n_bits_address - 1 <u>DOWNTO</u> 8)
k : IN std_logic;
t : IN std_logic;
_current : OUT std_logic_vector (n_bits_address - 1 <u>DOWNTO</u> 8
                                                                                                       sw $t2, 4($sp)
                                                                                                      sw $a0, 0($sp)
                                                                                                      addi $t0, $a0, 1
                                                                                                        addi $a0, $zero, 2
                                                                                                                                                                                                                                           PC_register_inst : PC_register
                                                                                                      beq $a0, $t0, break
fib: addi $sp, $sp, -12
sw $ra, 8($sp)
sw $a6, 4($sp)
bne $a6, $zero, L1
add $v0, $zero, $zero
addi $sp, $sp, 12
                                                                                                                                                                                                                                               PC_next =>
clk =>
rst =>
PC_current =>
                                                                                                                                                                                                                                                                            ⇒ PC_next,
⇒ clk,
⇒ rst,
⇒ PC_current
                                                                                                       sll $t1, $a0, 2
                                                                                                      add $t1, $a1, $t1
                                                                                                    lw $t2, -4($t1)
lw $v0, -8($t1)
add $v0, $t2, $v0
sw $v0, 0($t1)
addi $a0, $a0, 1
                                                                                                                                                                                                                                                             <= std_logic_vector(SIGNED(PC_current) + 4);
address <=</pre>
                                                                                                                                                                                                                                                       11 35,
$ra
: <u>addi</u> $v0, $zero, 1
e $a0, $v0, L2
<u>di</u> $sp, $sp, 12
                                                                                                                                                                                                                                           PC_<u>cond_</u>branch_proc : <u>PROCESS</u> (
branch_taken, PC_inc, immediate_Sign_Extended)
                                                                                                                                                                                                                                                     IN
Fraction
Frac
               <u>addi</u> $a0, $a0,
                                                                                                        lw $a0, 0($sp)
                                                                                                                                                                                                                                                    PC_cond_branch <= PC_inc;
                                                                                                        lw $t2, 4($sp)
                                                                                                       lw $t1, 8($sp)
                                                                                                      lw $t0, 12($sp)
                                                                                            90 <u>addi</u> $sp, $sp, 16
                                                                                                                                                                                                                                                                          PC_cond_branch_proc
                                                                                                                                                                                                                                                                            Recurrence equation (Non - Homogeneous):
```

```
( (ID/EX.MemRead = '1') and
( (ID/EX.RegisterRt = IF/ID.RegisterRs) or
(ID/EX.RegisterRt = IF/ID.RegisterRt) ) )
```

#### detected

then ForwardA = "01": end if:

stall pipeline for 1-cycle (insert a bubble)

#### MEM hazard

EX to 2"

20%

Only

to 2nd

Dependences

```
if ( (MEM/WB.RegWrite = '1') and (MEM/WB.RegisterRd ≠ 0) and
NOT ( (EX/MEM.RegWrite = '1') and (EX/MEM.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs) )
and (MEM/WB.RegisterRd = ID/EX.RegisterRs) )
```

if ( (MEM/WB.RegWrite = '1') and (MEM/WB.RegisterRd ≠ 0) and NOT ( (EX/MEM.RegWrite = '1') and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt) )

and (MEM/WB.RegisterRd = ID/EX.RegisterRt) )

## EX hazard → forward Rd from EX/MEM fence

- if ( (EX/MEM.RegWrite = '1') and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs) ) then ForwardA = "10"; end if;
- if ( (EX/MEM.RegWrite = '1') and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt) ) then ForwardB = "10"; end if;

```
addi
                        $sp, $sp, -12
                                                            #adjust stack pointer
                                                            #save return address
                                                                                                                                                                 t_{total} = IC \cdot CPI_{ove} \cdot T_{clock}, IC = y(n)
                        $ra, 8($sp)
            SW
                                                                                                      y(n) = y(n-1)+14 \rightarrow equation \ order = N = 1
            SW
                        $a0, 4($sp)
                                                           #save argument n
                                                                                                                                                                  t_{total} = y(n) \cdot CPI_{avg} \cdot T_{clock}
                                                                                                      y(n)-y(n-1)=14, y(0)=10
            sw
                        $t0, 0($sp)
                                                            #save $t0
                                                                                                                                                                  \Rightarrow t_{total} = (10 + 14n) \cdot CPI_{ave} \cdot T_{clock}
                                                                                                      Homogeneous recurrence equation:
                        $t0, $a0, 1
                                                            \#test for n < 1
            slti
                                                                                                      y(n)-2y(n-1)+y(n-2)=0 \rightarrow equation \ order=N=2
            beq
                        $t0, $zero, L1
                                                            #if n \ge 1, go to L1
                                                                                                     y(n)-2y(n-1)+y(n-2)=0, y(0)=10, y(1)=24
                                                            #else return 1 in $v0
                        $v0, $zero, 1
                        $t0, 0($sp)
                                                            #restore $t0
                                                                                                      Characteristic equation:
            addi
                        $sp, $sp, 12
                                                            #adjust stack pointer
                                                                                                      \lambda^{n} - 2\lambda^{n-1} + \lambda^{n-2} = 0 \longrightarrow \lambda^{n-2} \left(\lambda^{2} - 2\lambda + 1\right) = \lambda^{n-2} \left(\lambda - 1\right)^{2} = 0
                        Śra
            jr
                                                            #return to caller (1st)
                                                                                                      \rightarrow number of roots = N_{roots} = 1, \lambda_1 = 1 with root multiplicity m_1 = 2
L1:
            addi
                                                            \#n >=1, so decrement n
                        $a0, $a0, -1
                                                                                                      General form of solution: y(n) = \sum_{i=1}^{n} \left| \sum_{i=1}^{n} c_{i,j} n^{j} \right| \lambda_{i}^{n}
                                                           #call fact with (n-1)
            jal
                        fact
            #this
                       is where fact returns
                        $t0, 0($sp)
bk f:
                                                                                                       \rightarrow y(n) = \sum_{i=1}^{1} \left( \left( \sum_{j=0}^{2-1} c_{i,j} n^{j} \right) \lambda_{i}^{n} \right) = \left( \sum_{j=0}^{1} c_{i,j} n^{j} \right) \lambda_{i}^{n} = \left( c_{1,0} + c_{1,1} n \right) \lambda_{i}^{n} = c_{0} + c_{1} n \equiv O(n)
                        $a0, 4($sp)
                                                            #restore argument n
            1 w
                        $ra, 8($sp)
                                                            #restore return address
                                                           #$v0 = n * fact(n-1)
                        $v0, $a0, $v0
            mıı1
                                                                                                      applying the initial conditions, i.e., (y(0)=10, y(1)=24),
            addi
                        $sp, $sp, 12
                                                            #adjust stack pointer
                                                            #return to caller (2<sup>nd</sup>) and solving for c_0, and c_1 \Rightarrow y(n) = 10 + 14n \equiv O(n)
            ir
                                              LW R1.0(R1)
                                              LW R1,0(R1)
                                                                            EX MEM WB
```

\*\*\* EX MEM WB

EX MEM WB

\*\*\* ID

ΙD



BEQ R1, R0, Loop

R1,0(R1)

If Branch: 2nd load or 1st ALU=1; 1st load=1