

$$T_{CPU} = n_{clock\ cycles} * T_{clock} = \frac{IC * CPI}{f_{clock}} \# \text{cpu time}$$

$$CPI = \frac{n_{clock\ cycles}}{IC} = \sum_{i=1}^N CPI_i * \frac{IC_i \# \text{relative probability}}{IC}$$

$$Speedup_{overall} = \frac{ExTime_{old}}{ExTime_{new}} = \frac{1}{1 - \text{Fraction}_{enhanced} + \frac{\text{Fraction}_{enhanced}}{Speedup_{enhanced}}} \# \text{this fraction is 0 to get speedup max}$$

$$= \frac{1}{1 - \alpha_{parallel} + \frac{\alpha_{parallel}}{N}} \# \text{this fraction is 0 for } \infty\text{-core cpu} \# \text{can have multiple fractions}$$

$$Throughput = Performance = \frac{Workload}{Execution\ Time} = \frac{W}{T_{exec}}$$

$$S_{x/y} = \frac{P_x}{P_y} = \frac{W_x}{W_y} = \frac{T_y}{T_x}$$

Deep-Parallelism (Pipelining, Super-Pipelining), Wide-Parallelism (more than one instruction or stream)

Non-pipelined code is a sum of all components. CPI=1. Pipelined code is the slowest stage. CPI>1

$$\Rightarrow T_{clock} = (\tau_{PC_setup} + \tau_{PC_clk-q} + \tau_{CU} + 3\tau_{mux}) + (\tau_{IM_read} + \tau_{RF_read} + \tau_{ALU} + \tau_{DM_read} + \tau_{RF_write})$$

$$\text{when } \tau_{IM_read} = \tau_{DM_read} = \tau_{mem}, \text{ and } \tau_{RF_read} = \tau_{RF_write} = \tau_{RF}$$

$$\Rightarrow T_{clock} = (\tau_{PC_setup} + \tau_{PC_clk-q} + \tau_{CU} + 3\tau_{mux}) + (2\tau_{mem} + 2\tau_{RF} + \tau_{ALU})$$

Typically, limiting paths are: Memory, Register File, and ALU

$$\Rightarrow T_{clock} \cong 2\tau_{mem} + 2\tau_{RF} + \tau_{ALU}$$

$$t_r = t_{clk-q} + t_{setup} ???$$

$$t_{exec}^{non-pipelined} = n_{cycles}^{non-pipelined} * T_{clock}^{non-pipelined} = N * \sum_{i=1}^L t_i = N L t_{avg}$$

$$P^{non-pipelined} = f = \frac{1}{T_{clock}^{non-pipelined}}$$

$$CPI^{pipelined} = \frac{n_{cycles}^{pipelined}}{N=IC} = \delta + \frac{L-\delta}{N} > 1; \min = \delta. \max = L$$

$$t_{exec}^{pipelined} = n_{cycles}^{pipelined} * T_{clock}^{pipelined} = (N + L - 1)(t_{max} + t_r) = (L + (N - 1)\delta)(t_{max} + t_r)$$

$$P^{pipelined} = \frac{f_{clock}^{pipelined}}{CPI^{pipelined}} = \frac{1}{(\delta + \frac{L-\delta}{N})(t_{max} + t_r)}; \text{ if max, } N = \infty$$

$$S = \frac{P^{pipelined}}{P^{non-pipelined}} = \frac{CPI^{non-pipelined}}{CPI^{pipelined}} \frac{f_{clock}^{pipelined}}{f_{clock}^{non-pipelined}} = \frac{1}{\delta + \frac{L-\delta}{N}} \frac{f_{clock}^{pipelined}}{f_{clock}^{non-pipelined}} = \frac{L}{\delta + \frac{L-\delta}{N}} \frac{t_{avg}}{t_{max} + t_r}; \text{ if max, } N = \infty$$

$$t_i = t_{avg} = t_{max} = t \# \text{balanced}$$

Hazards (structure - write same time, data - need result, control - branch)

$$n_{cycles}^{pipelined} = L + (N - 1)\delta$$

$$1 \leq \delta = 1 + \sum_{i=1}^K p_i^{hazard} p_i^{mispredict} \beta_i \leq L \text{ where } \beta_i \text{ often} = L_i - 1$$

β for branch mispredict with forwarding is 2

$$N_{min} = \frac{L-\delta}{fp/fn-\delta} \# \text{min program size for pipelined to be faster}$$

Faster if $fp/fn > \delta$ (if long) or $fp/fn > L$ (for any)

Relations:


$$C_{pipelined} = C_{non-pipelined} + Lc_r$$

$$T_{pipelined} = \frac{t_{max}}{t_{avg}} \frac{T_{non-pipelined}}{L} + t_r$$

$$P^{pipelined} = \frac{f_{clock}^{pipelined}}{CPI^{pipelined}} = \frac{1}{\delta + \frac{L-\delta}{N}} \frac{1}{T_{pipelined}}$$

$$PCR = \frac{P_{max}^{pipelined}}{C_{pipelined}} \# \text{performance/cost ratio}$$

$$= \frac{1}{\delta(C_{non-pipelined} + L_{optimal} c_r) (\frac{t_{max}}{t_{avg}} \frac{P_{non-pipelined}}{L_{optimal}} + t_r)}$$



SPECINT2000 benchmark:

- 25% loads
- 10% stores
- 11% branches
- 2% jumps
- 52% R-type

Suppose:

- 40% of loads used by next instruction
- 25% of branches mispredicted
- All jumps flush next instruction

What is the average $CPI = CPI_{avg}$?

- Load/Branch $CPI = 1$ when no stalling, 2 when stalling
- $CPI_{load} = 1(0.6) + 2(0.4) = 1.4$
- $CPI_{branch} = 1(0.75) + 2(0.25) = 1.25$

$$CPI_{avg} = (0.25)(1.4) + (0.1)(1) + (0.11)(1.25) + (0.02)(2) + (0.52)(1) = 1.15$$

$$\frac{SPCR}{\delta L} = 0 \Rightarrow L_{optimal} = \sqrt{\frac{C_{non-pipelined} \cdot T_{non-pipelined} \cdot t_{max}}{c_r \cdot t_r \cdot t_{avg}}} \text{ (floor)}$$

1045ps=956mhz

lui \$s0, left16; ori \$s0, \$s0, right16

Addressing modes: immediate, register, baseAndOffset, pcRelative, pseudoDirect

```

1 caller:
2 addi $a0, $zero, 18
3 lui $at, 4097
4 ori $at, $at, 160
5 # $a1, $zero, 0x100100A0
6 jal fib_seq
7 next: j exit
8
9 fib_seq:
10 addi $sp, $sp, -16
11 sw $ra, 12($sp)
12 sw $t0, 8($sp)
13 sw $t1, 4($sp)
14 sw $a0, 0($sp)
15 addi $t0, $a0, 1
16 add $a0, $zero, $zero
17 loop:
18 beq $a0, $t0, break
19 sll $t1, $a0, 2
20 add $t1, $a1, $t1
21 jal fib
22 sw $v0, 0($t1)
23 addi $a0, $a0, 1
24 j loop
25 break:
26 lw $a0, 0($sp)
27 lw $t1, 4($sp)
28 lw $t0, 8($sp)
29 lw $ra, 12($sp)
30 addi $sp, $sp, 16
31 jr $ra
32
33 fib: addi $sp, $sp, -12
34 sw $ra, 8($sp)
35 sw $a0, 4($sp)
36 bne $a0, $zero, L1
37 add $v0, $zero, $zero
38 addi $sp, $sp, 12
39 jr $ra
40 L1: addi $v0, $zero, 1
41 bne $a0, $v0, L2
42 addi $sp, $sp, 12
43 jr $ra
44 L2: addi $a0, $a0, -1
45 jal fib
46 sw $t0, 0($sp)
47 add $t0, $zero, $v0
48 addi $a0, $a0, -1
49 jal fib
50 add $v0, $t0, $v0
51 lw $t0, 0($sp)

```

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 USE ieee.numeric_std.all;
4 USE work.my_package.ALL;
5
6 ENTITY mips_single_cycle IS
7 PORT (
8     clk : IN    std_logic;
9     rst : IN    std_logic;
10 );
11 END mips_single_cycle ;
12
13 ARCHITECTURE struct OF mips_single_cycle IS
14     SIGNAL PC_next : std_logic_vector (n_bits_address - 1 DOWNTO 0);
15     SIGNAL CU_ALUSrc : std_logic;
16     COMPONENT PC_register
17     PORT (
18         PC_next : IN    std_logic_vector (n_bits_address - 1 DOWNTO 0);
19         clk : IN    std_logic;
20         rst : IN    std_logic;
21         PC_current : OUT std_logic_vector (n_bits_address - 1 DOWNTO 0)
22 );
23 END COMPONENT;
24 BEGIN
25     PC_register_inst : PC_register
26     PORT MAP (
27         PC_next => PC_next,
28         clk => clk,
29         rst => rst,
30         PC_current => PC_current
31 );
32     PC_inc <= std_logic_vector(SIGNED(PC_current) + 4);
33     pseudo_address <= InstrMem_Instr(pseudo_address_end DOWNTO pseudo_address_start);
34     branch_taken <= CU_BEQ AND ALU_zero;
35     PC_cond_branch_proc : PROCESS (
36         branch_taken, PC_inc, immediate_Sign_Extended
37     )
38     BEGIN
39         IF branch_taken = '1' THEN
40             PC_cond_branch <= std_logic_vector(SIGNED(PC_inc) +
41                 SIGNED(shift_left(SIGNED(immediate_Sign_Extended), 2)));
42         ELSE
43             PC_cond_branch <= PC_inc;
44         END IF;
45     CASE opcode IS
46         WHEN 0 => END CASE;
47         WHEN others => END CASE;
48     END CASE;
49     END PROCESS PC_cond_branch_proc;
50 END struct;

```

```

fact:  addi    $sp, $sp, -12      #adjust stack pointer
       sw     $ra, 8($sp)       #save return address
       sw     $a0, 4($sp)       #save argument n
       sw     $t0, 0($sp)       #save $t0
       slti   $t0, $a0, 1       #test for n < 1
       beq    $t0, $zero, L1     #if n >=1, go to L1
       addi   $v0, $zero, 1      #else return 1 in $v0
       lw     $t0, 0($sp)       #restore $t0
       addi   $sp, $sp, 12       #adjust stack pointer
       jr     $ra               #return to caller (1st)

L1:    addi   $a0, $a0, -1        #n >=1, so decrement n
       jal    fact              #call fact with (n-1)
       #this is where fact returns
       lw     $t0, 0($sp)       #restore $t0
       lw     $a0, 4($sp)       #restore argument n
       lw     $ra, 8($sp)       #restore return address
       mul    $v0, $a0, $v0      # $v0 = n * fact(n-1)
       addi   $sp, $sp, 12       #adjust stack pointer
       jr     $ra               #return to caller (2nd)

```

Recurrence equation (Non - Homogeneous):

$$y(n) = y(n-1) + 14 \rightarrow \text{equation order} = N = 1$$

$$y(n) - y(n-1) = 14, y(0) = 10$$

Homogeneous recurrence equation:

$$y(n) - 2y(n-1) + y(n-2) = 0 \rightarrow \text{equation order} = N = 2$$

$$y(n) - 2y(n-1) + y(n-2) = 0, y(0) = 10, y(1) = 24$$

Characteristic equation:

$$\lambda^n - 2\lambda^{n-1} + \lambda^{n-2} = 0 \rightarrow \lambda^{n-2}(\lambda^2 - 2\lambda + 1) = \lambda^{n-2}(\lambda - 1)^2 = 0$$

→ number of roots = $N_{\text{roots}} = 1$, $\lambda_1 = 1$ with root multiplicity $m_1 = 2$

$$\text{General form of solution: } y(n) = \sum_{i=1}^{N_{\text{roots}}} \left(\sum_{j=0}^{m_i-1} c_{i,j} n^j \right) \lambda_i^n$$

where m_i = multiplicity of root i

$$\rightarrow y(n) = \sum_{i=1}^1 \left(\sum_{j=0}^{2-1} c_{i,j} n^j \right) \lambda_i^n = \left(\sum_{j=0}^1 c_{i,j} n^j \right) \lambda_i^n = (c_{i,0} + c_{i,1} n) \lambda_i^n = c_0 + c_1 n = O(n)$$

applying the initial conditions, i.e., $(y(0) = 10, y(1) = 24)$,

and solving for c_0 , and $c_1 \Rightarrow y(n) = 10 + 14n = O(n)$

((ID/EX.MemRead = '1') and
((ID/EX.RegisterRt = IF/ID.RegisterRs) or
(ID/EX.RegisterRt = IF/ID.RegisterRt)))

detected


stall pipeline for 1-cycle (insert a bubble)

MEM hazard

- if ((MEM/WB.RegWrite = '1') and (MEM/WB.RegisterRd ≠ 0) and NOT ((EX/MEM.RegWrite = '1') and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs) and (MEM/WB.RegisterRd = ID/EX.RegisterRs))) then ForwardA = "01"; end if;
- if ((MEM/WB.RegWrite = '1') and (MEM/WB.RegisterRd ≠ 0) and NOT ((EX/MEM.RegWrite = '1') and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs) and (MEM/WB.RegisterRd = ID/EX.RegisterRt))) then ForwardB = "10"; end if;

EX hazard → forward Rd from EX/MEM fence

- if ((EX/MEM.RegWrite = '1') and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs))) then ForwardA = "10"; end if;
- if ((EX/MEM.RegWrite = '1') and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt))) then ForwardB = "10"; end if;



If Branch: 2nd load or 1st ALU=1; 1st load=1

EX to 1 st Only	MEM to 1 st Only	EX to 2 nd Only	MEM to 2 nd Only	EX to 1 st and MEM to 2 nd	Other RAW Dependences
5%	20%	5%	10%	10%	10%