




T Flip-Flop



JK Flip-Flop


- A JK flip-flop combines the functions of an SR flip-flop and a T flip-flop.
- It behaves as an SR flip-flop where $J = S$ and $K = R$ for all combinations of J and K, ...
- ... except when $J = K = 1$, then it acts like a T-flip-flop.

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\bar{Q}(t)$




Gated Latch's outputs change when Clk = 1

Basic Latch




S	R	Q_a	Q_b
0	0	0/1	1/0 (no change)
0	1	0	1
1	0	1	0
1	1	0	0

Gated SR Latch



Clk	S	R	$Q(t+1)$
0	x	x	$Q(t)$ (no change)
1	0	0	$Q(t)$ (no change)
1	0	1	0
1	1	0	1
1	1	1	x


Gated D Latch




Clk	D	$Q(t+1)$
0	x	$Q(t)$
1	0	0
1	1	1

Flip-flop's are edge triggered

D Flip-Flop




T Flip-Flop




T	$Q(t+1)$
0	$Q(t)$
1	$\bar{Q}(t)$


JK Flip-Flop





J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

Shift Register









Async Up Counter




Async Down Counter




Sync Up Counter



Sync Up Counter with Clear and Enable (!Pause)




Sync Up Counter with D Flip-Flops



$$1 \text{ AND} + 1 \text{ XOR} + 1 \text{ FF} = 3 \text{ ns}$$

$$1 / 3 \text{ ns} \approx 333 \text{ MHz}$$

Counter with Parallel load:



Count till 101 (6) and then
set to 000 (0)

