

One-hot encoded output-only of the outputs is 1 st a time For a decoder inputs, you get 2" decoder outputs


2-10-4 decoder




3-to-8 decocles





4-6-16 decoder




multipleseer wring a chieder














| V | <i>v</i> ₃ | w_2 | <i>W</i> ₁ | w_0 | <i>y</i> ₁ | y_0 |
|---|-----------------------|-------|-----------------------|-------|-----------------------|-------|
| | 0 | 0 | 0 | 1 | 0 | 0 |
| | 0 | 0 | (1) | 0 | 0 | 1 |
| | 0 | (1) | 0 | 0 | 1 | 0 |
| | 1 | 0 | 0 | 0 | 1 | 1/ |

Con build the want less inspection:

yo = W1 + W3

y = W2 + W3

Priority Encodel

| W_3 | W_2 | w_1 | w_0 | <i>y</i> ₁ | У0 | Z |
|-------|-------|-------|-------|-----------------------|----|---|
| 0 | 0 | 0 | 0 | d | d | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | Χ | 0 | 1 | 1 |
| 0 | 1 | Χ | X | 1 | 0 | 1 |
| 1 | Х | Χ | X | 1 | 1 | 1 |


Compuradoe

AeqB =
$$i_3 \cdot i_2 \cdot i_1 \cdot i_0$$

AgtB = $a_3 ! b_3 + i_3 a_2 ! b_2 + i_3 i_2 a_1 ! b_1 + i_3 i_2 i_1 a_0 ! b_0$
AltB = !(AeqB + AgtB)
AgeB = !AltB or AgeB = AgtB + AeqB
AleB = !AgtB or AleB = AltB + AeqB

where in = ! (an D bx) // not the same

Signed Comparator



Thus with:

$$XeqY = Z$$

 $XItY = N \oplus V$

We can derive the rest as follows:

$$XleY = XeqY + XltY = Z + (N \oplus V)$$

 $XgtY = !XleY = !(Z + (N \oplus V))$
 $XgeY = !XltY = !(N \oplus V)$

What about X < Y?


- If X and Y have the same sign:
 - · There will be no overflow (V
 - And X-Y, will be negative (N =
- If X is negative & Y is positive or zero:
 - X-Y will be negative (N = 1), if there is no overflow (V = 0)
 - · But the result will be positive (N = 0), if there is overflow (V = 1).
- If X is positive & Y is negative or zero:
 - X > Y, so we don't have to worry about this case
- XltY = N ⊕ V

Conbinutional logic - outputs depend on inputs only Seguential Copie - may depend on external too (have memory)

Memory Clements

· Basic SR Latch (Sef-Reget)

| S | R | Qa | Q_b | |
|---|---|-----|-------|-------------|
| 0 | 0 | 0/1 | 1/0 | (no change) |
| 0 | 1 | 0 | 1 | |
| 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 0 | |



| S | R | Qa | Q_b | - |
|---|---|-----|-------|-------------|
| 0 | 0 | 0/1 | 1/0 | (no change) |
| 0 | 1 | 0 | 1 | |
| 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 0 | |

