

19 Instruction Parallelism

Monday, October 19, 2015 10:02 AM





HAZARDS

· A pipeline problem

Structural Hazards

- When you want to do something, but you don't have enough hardware to do it
- "out of hardware"
- Ex: IF and MEM stages, both need memory
- If MIPS has one memory
- "never shows up on an exam"

Data Hazard

- Dependency problems, like concurrent adds
- Add \$\$0,\$\$t0,\$\$t1
 Add \$\$t2,\$\$s0,\$\$\$7
- Every time you start an add instruction, need to wait 5 stages before you can use the answer to the add
- · Fill in instructions that do nothing
 - "stalling the pipeline"
- Forwarding
 - The result from 1 stage <u>directly</u> goes into another stage
 - Sometimes there is a mandatory stall!

