Level: Bachelor Semester - Fall Year : 2013 Programme: B.E Full Marks: 100 Course: Computer Architecture Pass Marks: 45 Time : 3hrs. Candidates are required to give their answers in their own words as far as practicable. The figures in the margin indicate full marks. Attempt all the questions. Differentiate between Computer Architecture and Computer 8 Organization. Draw the diagram of extended IAS computer. Define addressing modes and their purposes. Explain various 7 addressing modes with their advantages and disadvantages. Draw flowchart for Booth's multiplication algorithm. Perform (7)₁₀ * 8 (-2)₁₀ using Booth's multiplication algorithm b) Explain how the concept of micro-programming is used to implement 7 a control unit? How the control word of the micro-instructions could be arranged in the control memory? What are micro instructions? Explain different types of instruction 7 based on number of address. What are the drawbacks of programmed I/O and interrupt driven I/O? 8 Explain how DMA overcomes those drawbacks. Explain about communication between CPU and I/O processor. 7 Support you answer with the help of suitable example. Why mapping is needed in cache? Discuss any two mapping strategies 8 use in cache Explain the roles of overlapped register window in RISC processor. 7 What do you mean by pipelining? How pipelining increases the 8 performance of system? Explain in detail. In certain scientific computations it is necessary to perform the arithmetic operation $(A_i * B_i) + (C_i)$ with a stream of numbers. Specify a pipeline configuration to carry out this task. List the

contents of all registers in the pipeline for i=1 through 6.

b) Explain about interconnection structure in detail also define cache coherence.

 2×5

- Write short notes on any two:
 - a) Instruction Cycle
- b) Application of Micro programming
- c) Virtual Memory

		vel: Bachelor	Semester: Fall	Year : 2014 Full Marks: 100	
	Programme: BE		hitaatura (Naw Course)	Pass Marks: 45	
	Co	burse: Computer Arc	hitecture (New Course)	Time : 3hrs.	
				in any words as far	•
	C	andidates are requir s practicable.	ed to give their answers in th	ieir own words as jai	
			gin indicate full marks.		
,.		ttempt all the questi			
	A	nempi an ine questi	ons.		
1.	a)		een computer organization	and architecture with	8
	1. \	example.	in all micro operations with l	RTL code	7
2	b)	Deline RTL .Expla	structure and explain each p	art.	7
2.	a)	Draw internal Cro	ation in floating point ope	eration? How do you	8
	b)	what is normalize	ing point after floating point	operation?	
_	,	normalize the float	orithm and use it to multiply	$(-5)_{10} * (-7)_{10}$	8
3.	a)	Explain Booth aige	een hardwired and micro pro	ogrammed control unit.	7
	b)	Differentiate between	erable and why?Illustrate.		
	~	What are the varie	ous microinstruction sequence	cing techniques used in	8
4.	a)	control unit?	1		
		Control unit:	of magnetic disk with necess	sary diagram.	7
	b)	Explain operation	mory. What is cache coherer	nce? Explain associative	8
5.	a)	Define Cache inci	nory.		
		mapping technique	een programmed I/O and int	terrupt driven I/O.	7
	b)	Differentiate betw	een programmed 2 of t	ninelining	7
6.	a)	What is pipelining	?? Explain major hurdles of p	car system and how can	8
	b)	Why cache coher	ency occurs in multiprocess	sor system and now can	U
		this problem be re	emoved. Explain		2×5
7.	Wr	ita chart notes on: (Any two)		
	a)	Dual core and Qu	ad core Processor		
	b)	Cache coherence			
)	DAID			

		•	
Level: Bachelor Programme: BE Course: Computer Architecture	Semester:Spring	Year: 2014 Full Marks: 100 Pass Marks: 45 Time: 3hrs.	
Candidates are required t as practicable.	o give their answers in	their own words as far	
The figures in the margin	indicate full marks		
Attempt all the questions			
mempi uni inte questionis	•		
Differentiate between	1		8
	the term SSI, LSI and V		
Define the term mic microinstructions for fe	ero-operation. Write of the certain and interrupt cycle	down the sequence of	7
What is the necessity	of Booth's algorithm?	Draw the flowchart for	8
floating point division.			
) What is microprogr	ramming? Explain th	he function of micro	7
programmed control u			
) Draw draft architectu	re of CPU and show	the microinstruction and	8
control signal for the f	following instruction:		
i. Load Accumu	lator		
ii. Store Accumu	ulator		
iii. And to Accur	nulator		
iv. Jump if AC=	0.		
) Why are external dev	vices not connected dire	ectly with bus structure of	7
computer system? Dr	aw an internal structure	of I/O module.	
a) What is writing pol	icy in cache? Explain	about direct mapping of	7
cache memory with i	ts pros and cons.		
b) Discuss Interrupt Dri	ven I/O with necessary	block diagram.	8
a) Explain various type	s of interconnection Str	ructures in multiprocessor	8
system.			
b) Define RISC process	or and differentiate it w	ith CISC processor.	7
a) What are different a	pproaches for dealing	with condition branches?	8
		layed branch deal with	
		*	

condition branch.

b) In certain scientific computations it is necessary to perform the arithmetic operation $(A_i + B_i)/(C_i + D_i)$ with a stream of numbers. Specify a pipeline configuration to carry out this task. List the contents of all registers in the pipeline for i=1 through 6.

7. Write short notes on: (Any two)

-) Multicore organization
- b) VHDL
- c) Flynn's classification of computer

2×5

	k	POKHARA UNIVERSITY		
		Program Semester Fall		
		Course: C-	: 2015 1arks: 100	
		Pass N	Jarks: 45	
		Candidates are required to give their answers in their own was practicable. The figures in the	: 3hrs.	
		as practicable.	ords as far	
		Jesures in the margin in di		
		Attempt all the questions.		
	1. a)	netween C		
	(b)	Organization Explain at Architecture and	Computer	8
	2. a)	Define RTL. Describe different types of Shift micro-operations. Define Instruction Set? Explain the basic communications.		
		Define Instruction Set? Explain the basic component used	ons.	7
	b)	Divide (8) by (3) using 22		7
, :	3. a)			8
	1.)	How floating point arithmetic operations are performed us numbers? Give an example.	ing binary	7
	b)	Differentiate between Hardwing 1		
	4. a)	Explain the logic of Hardwired unit.	ntrol unit.	8
		Differentiate between direct, associative and set associative technique.	mapping	8
	b) 5. a)	Define cache miss Describe and		
	5. a)	Compare Programmed I/O and Interrupt Driven I/O. How do overcome the problems of both these techniques?	hart.	7
	- b)	overcome the problems of both these techniques?	oes DMA	8
	1	Which instruction set computers are used in today's Differentiate between RISC and CISC.	world?	7
	6. a)	How parallelism occurs in uniprocessor system? What		,
	1)	connections possible for multiprocessor system? What	are the	8
	-) 1	resume that pipeline has $K=6$ soomers	tacks:	_
	5	equence. Let the time taken to process a sub-operation egment is 30 sec. Calculate the speed were	in each	7
		egment is 30 sec. Calculate the speed up ratio in the pipeline. short notes on: (Any two)	Cucii	
		Oual Core and Quad Core Processors.	2	×5
	b) B	CD Adder.		

c) Register Windowing and Register Renaming.

Level: Bachelor

Semester: Spring Year . 2015 Programme: BE Full Marks: 100 Course: Computer Architecture Pass Marks: 45 : 3hrs. Time Candidates are required to give their answers in their own words as far as practicable. The figures in the margin indicate full marks. Attempt all the questions. 1. a) Differentiate between Computer Architecture and Computer 8 Organization with example. What are the different registers used for storage and data transfer in b) 7 CPU? 8 2. Perform 7/3 division using unsigned binary division. a) 7 Explain arithmetic pipelining with examples. Explain how single address, two address and variable format differ 8 3. a) from each other? Define mapping function. Briefly explain the Set-associative mapping 7 b) technique. What are the limitations of programmed I/O, how these are improved 4. 7 a) in interrupt driven I/O, and how the limitations of interrupt driven I/O are improved by DMA. Instruction pipelining increases system performance b) without 4 increasing processor number, explain how? What are Pipelining hazards and how can these be removed? c) 4 Assume that pipeline has K=8 segment and execute n=120 tasks in 5. a) 8 sequence. Let the time taken to process a sub-operation in each segment is 30 sec. Calculate the speed up ratio in the pipeline. Define parallelism? Draw different interconnection structure of b) 7 multiprocessor system and describe it with necessary diagram. Explain different types of hardware performance issues in multicore 6. a) 8 computers. What is cache coherency and how can they be removed? 7. Write short notes on: (Any two) 2×5 BCD Adder a) Dual Core and Quad Core Processors

el: Bachelor Semester: Spring gramme: BE urse: Computer Architecture Year : 2016

Full Marks: 100 Pass Marks: 45

Time : 3hrs.

mdidates are required to give their answers in their own words as far practicable.

e figures in the margin indicate full marks.

tempt all the questions.

Write codes for the operation $Y = (A + B *C)/(E - F)$ using $3 -, 2 -,$	8
l – and 0 – address instruction format.	
Write RTL for fetch, indirect and interrupt cucles.	7
Describe the basic ALU with its functional block diagram and	7
perational truth table.	
Draw Booth multiplication algorithm and perform multiplication	8
between 5 and -6.	
Design 2 bit array multiplier using combinational logic.	7
Explain the operation of microprogram sequencer used in	8
nicroprogramming CU with its block diagram.	
Draw memory hierarchy with their relative characteristics and	8
lifferentiate between SRAM and DRAM.	
Describe the principle of associative cache mapping with its merits	7
and demerits.	
xplain DMA with flowchart and interconnection of DMA controller	7
with processor, memory and I/O devices.	
explain the major characteristics of CISC with its shortcomings.	8
Describe different interconnection structures in multiprocessor,	8
ystem.	
Describe hardware performance issues in multicore computer.	7
short notes on: (Any two)	2×5
Hardwired CU	
Array Processor	
Control Hazard in Instruction Pipeline	

POKHARA UNIVERSITY

Level: Bachelor Programme: BE Semester: Fall

Year : 2016 Full Marks: 100

Course: Computer Architecture

Pass Marks: 45 Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

		, steerigh die the questions.	
1.	a)	Define Computer Organization and what are the instruction used in	8
		IAS computer explain each in detail.	U
	b)	Explain instruction cycle state diagram with interrupt.	7
2.	a)	Compute (7)10×(-3)10, where numbers are represented by 2's	8
		complement representation	Ü
	b)	Explain how hardwired control unit in implemented, with appropriate	7
		block diagrams.	,
3.	a)	Define cache. Explain set associative mapping with necessary	7
		diagrams.	
191	b)	Define cache miss. Describe cache read operation with flowchart.	8
4.	a)	Define External Interfaces. Explain how DMA improves the	8
		limitations of Interrupt Driven I/O.	
	b)	How Instruction pipelining can increases system performance? A non	7
		pipeline system takes 50ns to process a task. The same task can be	
		processed in a six segment pipeline with clock cycle of 10ns	
		Determine the speed up ratio of the pipeline for 100 tasks. What is the	
5.	a)	maximum speedup that can be achieved?	
٥.	4)	Mention the need of use of large register file in RISC. Explain	7
	b)	register windows in RISC with example?	
	0)	Explain different interconnection structures in multiprocessor systems.	8
6.	a)	Systems.	
	,	What is cache coherence problem? Explain MESI protocol approach for the solution of this problem.	7
	b)	oración of this problem.	
	,	Explain different types of hardware and software performance issues in multicore computers	8

1.

3.

4.

5.

Level: Bachelor Semester: Fall Year : 2018 Programme: BE Full Marks: 100 Course: Computer Architecture Pass Marks: 45 : 3hrs. Time Candidates are required to give their answers in their own words as far as practicable. The figures in the margin indicate full marks. Attempt all the questions. Explain different stages of computer evolution with reference of a) 7 generation of computer. Explain instruction cycle state diagram with interrupt. b) 8 a) How overflow be detected in computer? Verify the operation (7) / (-3) 8 using signed 2's complement method. b) Compare and Contrast between micro-program and hardwired control 7 unit. Explain the micro program sequencer with example. What is interrupt cycle? Explain how instruction be processed with a) 8 interrupt in computer along with necessary diagram. What is m-way interleaving? Explain different types of memory 7 b) interleaving. Consider a system with main memory (MM) consisting of 8K blocks, 8 a) a cache memory consisting of 256 blocks and a block size of 16 words- what will be the word field, block filed and Tag field length? How many bits are there in main memory address? If the system uses direct mapping and associative mapping techniques. What are the drawbacks of programmed I/O and interrupt driven I/O? 7 b) Explain how DMA overcomes those drawbacks. Assume that pipeline has K=8 segment and execute n=125 tasks in 8 a) sequence. Let the time taken to process a sub-operation in each segment is 30 sec. Calculate the speed up ratio in the pipeline. What type of hardware and software performance issues are seen in 7 b) multi-core computers? Explain.

6.	a) . b)	Explain different interconnection structures in multiprocessors. What is cache coherence problem? Explain MESI protocol for solving cache coherence problem.	8 7	
7.		te short notes on: (Any two)	2×5	
	a)	RISC vs. CISC		
	b)	Hardware Description language (HDL)	-	
	c)	Logic Microoperation		