

## Ashwini Harishchandra Khadke

Email id: ashwinikhadke2010@gmail.com

Contact no: 7798600151

Passport no: P2701053

### OBJECTIVE

I want to exploit my skills and abilities in organization that will greatly enhance the company's success and my personal and technical growth.

### EDUCATIONAL SUMMERY

- Mtech (VLSI)  
Aggregate :- 66.2% Marks/CGPA(2016)  
University Name :- North Maharashtra University.
- B.E. E&TC :- 72 % (2014) (Final Year)
- B.E. Aggregate :- 62.07%  
University/Board :- North Maharashtra University.  
Institute Name :- SSBT COET, Bambhori Jalgaon.
- H.S.C. :- 63.16 %  
University/Board :- Nasik.  
Institute Name :- M.J.college, Jalgaon
- S.S.C. :- 84.61 %  
University/Board :- Nasik.  
Institute Name :- N.W.M vidyalaya, Jalgaon

### COMPUTER SKILLS

Key Skills : Core java, Advance java, Angular js

Basic Knowledge : HTML, Css, Javascript, JQuery, Bootstrap, Manual testing

Languages : VHDL, C, verilog

Tools : Tanner, Xilinx, Microwind, eclipse, brackets.

Operating Systems : Windows 7, 8, XP, windows 8.1

Familiar With : Microsoft Word, Microsoft Excel, Microsoft PowerPoint.

### ACADEMIC PROJECT

- Project Title : Designing of SRAM using LECTOR technique to reduce leakage power

- |             |   |   |
|-------------|---|---|
| Team Size   | : | 1   |
| Skill Used  | : | nm technology, designing  |
| Description | : | When applied to Static RAM, the LECTOR technique achieves up to 30%-50% leakage reduction over the conventional circuit. SRAM cells are simulated in Tanner EDA with comparison between conventional and LECTOR technique at 45nm, 32nm and 22nm. |
- 
- |                 |   |   |
|-----------------|---|---|
| • Project Title | : | Implementation of 32*8 bit ROM using VHDL in Xilinx   |
| Team Size       | : | 1   |
| Skill Used      | : | VHDL  |
| Description     | : | A ROM is essentially a memory device in which permanent binary information is stored. The unit consists of 32 words of 8 bits each. |
  
  - |                 |   |   |
|-----------------|---|---|
| • Project Title | : | Implementation of solar inverter using microcontroller with MPPT.   |
| Team Size       | : | 4   |
| Skill Used      | : | Embedded system, Embedded C   |
| Description     | : | This product basically represents the power saving of M.S.E.B use. We can use this inverter according to our need of wattage for use. Basically, we can save electric bill using solar inverter and increase the use of solar energy. |
  
  - |                     |  |
|---------------------|--|
| • Published paper : | IRJET, Volume:03 Issue:10 oct-2016, "Designing of SRAM using LECTOR technique to reduce leakage power. |
|---------------------|--|

### **ACHIEVEMENT**

- Certificate of 1<sup>st</sup> prize in TECHNO-ARENA 2014, National level paper presentation competition at GCOE, Jalgaon.
- Certificate of 1<sup>st</sup> prize in BOX-Cricket in MEC FEST at SSBT COET, Jalgaon.

### **WORKSHOPS**

- Attended ILLUMINATE workshop organized by IIT Bombay E-cell and Siom E-cell.

### **EXTRA CURRICULAR ACTIVITIES**

- Participated in national Creativity Aptitude Test 2012 at SSBT COET, Jalgaon.
- Certificate of participation in I-3Indya technologies, vision robotics 2013 (Image processing workshop).
- Participated in a TECH ZEALOT 2K11, National level paper presentation competition at SSGB-COET, Bhusawal.
- Certificate of co-event coordinator in SSBT FEST 2014 at SSBT COET, Jalgaon.

## PERSONAL DETAIL

Name : Ashwini Harishchandra khadke  
Passport : Yes  
Date of Birth : 06/12/1992  
Sex : Female  
Marital Status : Unmarried  
Languages known : English, Hindi, Marathi  
Address : 15/4B kalpataru colony, near ambedkar  
chowk,karvenagar,pune.

I hereby declare that the above information is true and correct to the best of my knowledge.

Place: Pune

Date: / /2017

**[Ashwini H. khadke]**