

8085 Instructions & Programming :-

Instruction \rightarrow (OPCODE) (OPERAND)

A. Instruction of 8085 can be :


- A1. One byte instruction (1 Byte) } All instructions come in three groups
- A2. Two byte instruction (2 Bytes)
- A3. Three byte instruction (3 Bytes)

Example: MOV C, A | ADD B | CMA | \rightarrow 1 Byte
~~MVI A, 35~~ | \rightarrow 2 Byte
JMP 2500H | CALL 2500H | \rightarrow 3 Byte

B. Instruction of 8085 can be : (Based on Addressing Mode (An))


b1: Immediate Addressing Mode:

Operand is specified within instruction



b2: Register Addressing Mode:


Operand is specified between two registers




Ex: MOV A, B
ADD B.

b3: Direct Addressing Mode:

Operand is available at memory location / IO location




Ex: STA 3000H.
LDA 2500H.



b4: Register Indirect Addressing Mode:


Concern with only memory specified by register pair where operand is available



Ex: MOV A, M

b5: Implicit Addressing Mode:

This instruction directly operate on Accumulator and not required any specific operand.



Ex: CMA, RAR, RAL

C: Instruction of 8085 can be : (Based on type of operation).
— ARITHMETIC INSTRUCTIONS —

C1: Addition \rightarrow

(i) ADD R.

where R is B, C, D, E, H & L

Machine Cycle:

OPCode Fetch
(OF)

$T = 4T$.

Result: $AC + R \Rightarrow AC$.

content of AC & R is added & result stored in AC.

Flags - All flag affected.

(ii) ADD M.

where M is 'H-L register pair'.


Machine Cycle:

OF + MEMORY
READ


Result: $AC + M \Rightarrow AC$ $T = 7T$.

Content of AC & Content of memory location pointed by H-L pair are added & result stored in AC.

Flag - All flags affected.



after execution ADD M,



AC - Accumulator

R - Register

M/C - OPCODE FETCH = OF . MEMORY WRITE = MH
MEMORY READ = MR IOR = IOR, IOW
B WRITE

(iii) ADC R.

M/C = OPCODE Fetch
(OF)

$$AC + R + CY \Rightarrow AC. \quad T \in FT.$$

Content of AC, Register & Carry flag added. Then result stored into AC.

Flag : All effected.

(iv) ADC M.

(Ref. R-II for M)
Concept.

$$AC + M + CY \Rightarrow AC. \quad M/C = OF + MR$$

Flag : All effected.

(v) ADI 8 bit Data.

M/C = OF + MR

$$AC + Data \Rightarrow AC.$$

Content of AC & data is added, then result stored in AC.
Flag : All effected.

(vi) ACI 8 bit Data

M/C = OF + MR

$$AC + Data + CY \Rightarrow AC.$$

Content of AC, data & carry is added then result stored in AC.

Flag \Rightarrow All effected.

(VII) DAD RP M/C = OF & T = 1OT

Add register pair to H and L registers

RP is \Rightarrow B-C pair or D-E pair or A-L pair or

then store result into H-L pair.

Not used here \leftarrow (AC-Flag) = PSW-Pair.

SP (Stack Pointer).

Ex:

20	50
H	L

01 | 02
B C

After execution DAD B,

Flag \Rightarrow ONLY CY Flag effected
(carry)

H-L will be


21 | 52

B-C will be
(No change).

01 | 02
B C

Rp - Register pair

** Only for OF operation DAD takes 10T states.
 Now normally O.P. required 4T states. Remaining 6T states are Bus idle state where RD & ALE not activated. Extra T-state is used for internally addition operations (two).



Then after execution of DAD SP instruction.

HL will be $\begin{array}{|c|c|} \hline 44 & 50 \\ \hline H & L \\ \hline \end{array}$ & SP will be same as before.

C2 Subtraction Operation \Rightarrow

Similar to Addition instructions, subtraction instructions also follow the same rules.

(i) SUB R (ii) SUB M (iii) SBB R

(iv) SBB M (v) SUI 8 bit data (vi) SBI 8 bit data

All concept of M/C, T, operation are same except here we do subtraction like

for (i) SUB R \Rightarrow AC - R \Rightarrow AC (ii) SUB M \Rightarrow AC - M \Rightarrow AC

(iii) SBB R \Rightarrow AC - R - CY \Rightarrow AC (iv) SBB M \Rightarrow AC - M - CY \Rightarrow AC

(v) SUI 8 bit data \Rightarrow AC - 8 bit data \Rightarrow AC (vi) SBI 8 bit data \Rightarrow AC - data \Rightarrow AC

* All flags will be affected.

C3 Increment & Decrement \Rightarrow

Increment

(i) INR R \rightarrow R is Register.

(ii) INR M \rightarrow M is H-L pair.

Flag : All flags effected except carry

Decrement

(i) DCR R \rightarrow R is Register

(ii) DCR M \rightarrow M is H-L pair

Flag : All flags effected except carry.

Here Register content or Memory content (Ref. by M) is incremented. Result is stored at the same place.

For INR R \rightarrow m/c : OF, T : 4T.

For INR M \rightarrow m/c : OF, MR, MW

T : 10T

* If AC \leftarrow FF_H then INR A will change AC \leftarrow 00_H But CY is not modified.

Here Register content or Memory content (Ref. by M) is decremented & result is stored at the same place.

For DCR R \rightarrow m/c : OF, T : 4T.

For DCR M \rightarrow m/c : OF, MR, T : 10T

MW

* If AC \leftarrow 00, then DCR A will change or decrease AC by 1. So AC \leftarrow FF. But CY does not change.

G4: Increment-Decrement Register-Pair

INX RP Where:
RP - Reg. Pair

M/C : OF T: 6T

No flags effected.

Content of Reg. pair will be incremented by 1 and result is stored in the same place.

Before	20 11	After execution of INXH
H L	20 12	H L

DCX - RP Where:

RP - Reg. pair

M/C : OF T: 6T

No flags effected.

Content of Reg. pair will be decremented by 1 and result is stored in the same place.

Before	20 11	After execution of DCXH
H L	20 10	H L

DAA: Decimal Adjust Accumulator.

It is a special arithmetic instruction of 8085 CPU. The content of Accumulator will change from a binary value to two 4 bits binary coded decimal digits (BCD).

Only instruction that used 'AC' flag to do Binary to BCD conversion.

Flags: All flags are effected.

operation : let, AC \Rightarrow 8 bit \Rightarrow AFH.

\Rightarrow 01010 1111

After DAA execution, AC will change.

Higher 4 bits Lower 4 bits

Now, at 1st lower 4 bits are checked.

if it is > 9 , then 6H is added with lower 4 bits.

Next, 4 bit bits of higher order are checked.

if its > 9 or if the CY flag is set then 6H is added with higher 4 bits.

BCD \rightarrow 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

Hexadecimal \rightarrow 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

6 digit Invalid in BCD

- we can add directly 66 to the AC content bcoz both the digit of AC i.e., 'A', 'F' is greater than 9.

So, AF \Rightarrow $\begin{array}{r} 1010 \quad 1111 \\ 0110 \quad 0110 \\ \hline \downarrow 0001 \quad 0101 \\ \text{CY} \end{array}$

$\therefore AC \leftarrow 15$ & CY $\leftarrow 1$. Hence BCD of AF is $\begin{array}{c} 115 \\ \text{CY} \quad \text{AC} \end{array}$.

(*) This instruction Mostly used in BCD addition.

WAP to add two BCD No. 85 & 68. & store the result to 3000H.

MVI A, 85 BCD $AC \leftarrow 85_{\text{BCD}}$

ADI A, 68 BCD $AC \leftarrow AC + 68$

STA A, 3050H $= 85 + 68$

$$\begin{array}{r} 1000 \quad 0101 \\ 0110 \quad 1000 \\ \hline \end{array}$$

80, in 8085 kit
AC content is ED.

$$\begin{array}{r} 110 \quad 1101 \\ \hline E \quad D \end{array}$$

STA A, 3050 H.

ED
3050

DAA. $85_{\text{BCD}} \rightarrow \begin{array}{r} 1110 \quad 1101 \\ 0110 \quad 0110 \\ \hline \end{array}$

STA, 3000H $+ 68_{\text{BCD}} \rightarrow \begin{array}{r} 1110 \quad 1101 \\ 0110 \quad 0110 \\ \hline 15 \quad 3_{\text{BCD}} \quad 1010 \quad 0011 \end{array}$

53

Here 9 bits is required to store the result.

3050H

CY 8 bit
(1 bit)

CY AC

53

Hence CY flag is used to store the 9th bit of BCD addition result.

M/C MDP → DPCode Fetch (iv) I/O R → In/OUT Port Read
 M/MR → Memory Read (v) I/O W → In/OUT Port Write
 M/MW → Memory Write

LOGICAL INSTRUCTIONS.

1. @ CMP R - Compare 'AC' with data in Register (R)

M/C = 2 (OF, ZP)
 R can be - B, C, D, E, H, L, Ac for all logical operations.

- Both the content will be preserved. The result of comparison is shown by setting the flags as follows -

Operation: if $(A) < (\text{reg. } R)$: Carry flag is set.
 $(A) = (\text{reg. } R)$: Zero flag is set.
 $(A) > (\text{reg. } R)$: Carry & Zero flag are reset.

Flags: All are effected

② CMP M. - Compare 'AC' with the data stored in a memory location pointed by M (H-L pair).
 Both the content of AC & memory location will be preserved.

Operation: Same as before.

Flags: All flags effected

2. CPI 8 bit data - Compare immediate with Accumulator (data)

M/C = 2 (OF, ZP)
 Operation: as previous.

H = AT
 L = DT

3. (a) ANA R - Logical AND register with accumulator, 2 result placed in the Accumulator.

M/C = 2 (OF)

Flag: S, Z, P - modified as per result.
 CY will reset, AC will set

Example: AC [OF], B [FO]

Now, ANA B

Then, AC = 0000 1111

B = 1111 0000

AC

[00]

B [FO]

Flag: -

S	Z	AC	P	CY		0000 0000 0
0	1	0	0	0	0	0

 $\Rightarrow 50H$.

Flag:

D7	D6	D5	D4	D3	D2	D1	D0
S Z	AC	-	P	CY			

S - Sign, Z - zero, P - Parity, AC - Auxiliary Carry, CY - Carry.

Content of memory location pointed by M (that is always H-L pair)

(b) ANA M - Logical AND register with accumulator & result is placed in the Accumulator.

$$M/C = 2(OF+MR) \\ T = 4+3 = 7.$$

Flags: S, Z, P Modified as per result. CY will reset & AC will set.

Initial: $\begin{smallmatrix} H & L \\ 20 & 30 \end{smallmatrix}$

AC [01] 2050 02
After execution
AC [00]

Flags - 01010000

4. ANI 8 bit Data - Logical AND immediate data with accumulator.

$$M/C = 1(OF) \\ T = 4+3 = 7.$$

Flags: S, Z, P Modified as per result.
CY = reset & AC = set.

5. ORA R - Logical OR register (R) with Accumulator. 2 placed the result into Accumulator.

$$M/C = 1(OF) \\ T = 4+3 = 7.$$

Flags: S, Z, P Modified as per result.
CY = reset (=0) & AC = preset (=0)

(b) ORA M - Logical OR the content of memory location pointed by M (which is only H-L pair) with Accumulator & place the result into Accumulator.

$$M/C = 2(OF+MR) \\ T = 7(4+3).$$

Flags: S, Z, P Modified as per result.
CY = reset (=0) & AC = preset (=0)

6. ORI 8 bit Data - Logical OR immediate data with Accumulator.

$$M/C = OF+MR \\ T = 7(4+3)$$

Flags: S, Z, P - Modified as per result.
CY & AC will be reset

Example:

$$AC = [OF] \quad B = [FO]$$

Now, ORAB executed.

$$\begin{array}{r} 0000 \ 1111 - AC \\ 1111 \ 0000 - B \\ \hline 1111 \ 1111 \end{array}$$

$$AC == [FF_H]$$

S = 1, Z = 0, P = 1, AC = 0, CY = 0.

∴ Flag $\Rightarrow [1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0] \Rightarrow 84H$.

Parity - Very important flag. Used to count no. of 1 in a 8 bit no.

LDA 2050 \rightarrow MOV B, A \rightarrow ANAB \rightarrow JPE $\xrightarrow{\text{if diff set of work}}$ \downarrow \rightarrow (set of work) \rightarrow HLT

PSW - Program Status Word.

AC | Flag

PSW = 16 bits.

AC + Flag = (8+8) bits.

7. @ XRA A R - Exclusive OR register with accumulator
(OP)

M/C = 1
T = 4T
(R can be → B, C, D, E, H, L & accumulator itself)

Flag: S, Z, P are modified according to result
CY & AC will be reset.

⑥ XRA M - Exclusive OR the content of memory location

Pointed by H-L pair (= M) with accumulator
Result placed into accumulator. Content
of the memory does not alter.

M/C = 2 (OP+MR)
T = 4T

Flag: S, Z, P are modified according to result
CY and AC will be reset.

8. XRI 8 bit data - Exclusive OR immediate with accumulator

M/C = 2 (OP+MR)
T = 4T

Flag: S, Z, P are modified according to result.
CY & AC will be reset.

9. CMA : Complement Accumulator.


M/C = 1 (OP)
T = 4T

Flag: No flag effected.

10. RLC : Rotate Accumulator Left.

M/C = 1 (OP)
T = 4T

CY




Flag: ONLY CARRY FLAG MODIFIED

Other flags not altered.

11. RRC - Rotate accumulator right.


$M/C = 1$ (or)
 $T = A$



Flag: only CY flag is modified. others not.

12. RAL - Rotate Accumulator left through carry.

$M/C = 1$ (or)
 $T = A$



Flag: Only CY is modified not other flags.

Ex: NAP to shift 16 bit data, 1 bit right. Assume data is in B-C register pair.

Ans.

MOV A, B - AC \leftarrow 3A



3A | 25

B C

~~ORA A~~ ORA A - Setting CY=0

RAR - Rotate Ac Right. Put D0 to CY & CY to D7.

We should make carry reset otherwise CY value wrong CY transfer will transfer to D15 bit.

that is \Rightarrow  AC After 'RAR' execute
CY  AC

MOV B, A - B \leftarrow 3D

We should keep D8 safely at CY and move it to D7 for LSB right shifting.

MOV A, C

in CY D8 is saved

RAR - Rotate Ac Right

MOV C, A

D15 D8 D7 D0
0011 1010 0010 0101
0001 1101 0001 0010
↓ ↓ ↓ ↓
1 0 1 2
(This is CY value)

1D | 12

Ans

B C

Verification process \Rightarrow (For why this prog. is important).
Step 1: Take B+C = 3A+25.

Normal right shift RRC of 25, will give wrong result.

Step 2: Convert it to binary.


Step 3: Shift 1 bit right, see result (1D-12)

0010 0101
1001 0010
↓ ↓
9 2

Step 4: Now take only LSB 25 & shift right by RRC. 2


see result \Rightarrow (92) That is wrong result. Hence verified.

13. RAR - Rotate Accumulator right through carry.




Flag : Only CY flag will be modified.

14. CMC - Complement Carry flag.



15. STC - Set Carry flag.



Difference between RLC RAL.


② RLC

Suppose, AC is $8F_H$. & we don't know content of CY flag. Now we execute following instruction:

MVI A, 8FH.

RLC.

Result \rightarrow CY



After: $\boxed{1} \text{ CY}$


$AC = 1FH.$

RAL

MVI A, 8FH

ORA A \rightarrow Setting CY = 0
RAL.

Result \rightarrow CY



After: $\boxed{1} \text{ CY}$

$AC = F1EH.$

Diff Between -

ORA A.	ANA A.
1. OR (logic) operation accumulator content with accumulator content. Result : Store in accumulator	1. AND (logic) operation accumulator with accumulator. Result : Store in accumulator
2. Flag : S, Z, P - change according result <u>CY = reset & AC will be reset also</u>	2. Flag : S, Z, P - change according to result. Here CY and AC will be CY reset & AC set.
3. Register addressing mode.	3. Register addressing mode.
4. M/C = OF <u>T = 4T</u>	4. M/C = OF <u>T = 4T</u>

CMA	CMC	CMP B	CMP M.
1. This is complement the accumulator (AC). Result : Store in AC.	1. Complement the CY flag only.	1. Compare AC content with Content of register B.	1. Compare AC content pointed by M(H-Lpart)
2. No flags are effected.	2. Only CY flag is effected.	2. M/C = OF, T = 4T	2. M/C = OF + MR, T = 7T
3. M/C = OF, T \Rightarrow 4T <u>Implicit Add. mode</u>	3. M/C = OF, T = 4T <u>Implicit Add. mode</u>	3. Register Add. mode.	3. Register Indirect add. mode

- Branching Instruction -

Branching instructions are →

1. Branching to another location within same program

JUMP

2. Branching to another Program (Sub-routine)

CALL

3. Branching from subroutine program to main program - RET.

JUMP, CALL, RET may be Conditionally or' unconditionally. Conditional branching instruction uses the sign, zero, parity and carry flag bits to put up the conditions.

1. JMP 16 bit Address : Jump Unconditionally.

M/C : OF + MR
+ MR (3)

Flag : No flag effected.

T: 10T.

2. JMP Jump Conditionally :

(a) JC 16 bit Address. - Jump on Carry CY=1

(b) JNC 16 bit Address. - Jump on No carry CY=0

(c) JP 16 bit Address - Jump on Positive S=0

(d) JM 16 bit Address - Jump on Minus S=1

(e) JZ 16 bit Address - Jump on Zero Z=1

(f) JNZ 16 bit Address - Jump on No-Zero Z=0

(g) JPE 16 bit Address - Jump on Parity even P=1

(h) JPO 16 bit Address - Jump on Parity Odd P=0

All a-h instruction are required 3 byte memory space. If

Condition is true then required $M/C \Rightarrow 3(OF+MR+MR) T \Rightarrow 10T$

Condition is false then $\Rightarrow M/C \Rightarrow 2(OF+MR) T \Rightarrow 7T$.

3. CALL 16 bit Address : Unconditional.

M/C = 5
(OP, MR, MP)
MW, MW

Flags : No flag effected.

The program sequence is transferred to the memory location specified by the 16 bit Address given in the operand. Before the transfer, the address of

4. Call Unconditionally : the next instruction after CALL (the content of the Program Counter 'PC') is pushed onto the stack.


Hence it requires '2' extra Machine cycle i.e. Memory Write (MW) & Memory Write (MW).

Example :


2000 • Instruction 1
2001 • Instruction 2

2002 CALL 2500

2005 • instruction 4
2006 • instructions



① Here two extra
Memory Write M/c are
to write 05H and 20H
into the stack memory.



4. Call Conditionally :

The following conditions can be checked —

CC 16 bit Address - Call on Carry CY=1

CNC 16 bit Address - Call on No Carry CY=0

CP 16 bit Address - Call on Positive S=0

CM 16 bit Address - Call on Negative S=1

CZ 16 bit Address - Call on Zero Z=1

CNZ 16 bit Address - Call on No-zero Z=0

CPE 16 bit Address - Call on Parity Even P=1


CPO 16 bit Address - Call on Parity Odd P=0

M/C : 5 (OP, MR, MP, MW, MW)

2 (OP, MR)

if Condition True - T: 18F

if " false T: 9F



5. RET : - Return from subroutine unconditionally.

The two bytes from the top of the stack are copied into the program counter and program execution begins from that address.

Example :

2000 • instruction1

2001 • instruction2

2002 • CALL 3500H

2005 • instruction4. ②


M/C \Rightarrow OF, MR, MR.

(3)(4+3+3)

T \Rightarrow 10T

* Two memory Read operation
is required for reading
the top of the stack content
at SP & (SP+1).

Stack Memory



Flag : No flag effected

6. Return from Subroutine Conditionally :

The following conditions are checked \rightarrow (w.r.t. flag CY, S, Z, P).

- (a) RC - Return on carry CY=1
- (b) RNC - Return on No carry CY=0
- (c) RP - Return on Positive P=0
- (d) RM - Return on Minus S=1
- (e) RPE - Return on Parity Even P=1
- (f) RPO - Return on Parity Odd P=0
- (g) RZ - Return on Zero Z=1
- (h) RNZ - Return on Non-Zero Z=0

M/C \Rightarrow

if condition satisfied
(true)

$OF + MR + MR$
 $T \Rightarrow 6 + 3 + 3 \geq 12$
T

If condition false

$M/C = OF + MR$
 $T = 6 + 3 = 9$

Exception \Rightarrow CALL 8500 | RET | JMP 8500

- | | | |
|---|--|--|
| (Unconditional) M/C \rightarrow OF MR MR MW MW | M/C \rightarrow OF MR MR | M/C \rightarrow OF MR MR |
| (Conditional) M/C \rightarrow if(true) \rightarrow 5 m/c
(false) \rightarrow 2 m/c | M/C \rightarrow if(true) \rightarrow 3 m/c
if false \rightarrow 2 m/c | M/C \rightarrow if(true) \rightarrow 3 m/c
if false \rightarrow 2 m/c |

7. PCHL - It also comes under branching instruction group.
Program Counter (PC) is loaded with content of H-L pair. The PC is 16 bit register & H-L pair is also 16 bit. Thus content of H is copied two higher order byte & content of L is copied to lower order byte.

V.Imp • This instruction is equivalent to a conditional Jump instruction.

- Once the content of HL is copied to PC the program sequence will transfer to the new addressers.

Example:

Before : $\boxed{HL} \rightarrow \boxed{20/50}$

2000 • instruction 1

2001 • instruction 2

2002 • LX1 H, 2050H. \rightarrow Loading H-L pair with 2050H address.

2003 • instruction 3

2004 • PCHL \rightarrow Jumping to 2050 address.

2005 - 2049 all instructions

2050 ~ instruction #* \rightarrow beyond these address limits will be ignored

Jump to 2050H address.

Flags: No flags are affected

* Are the following questions?
How

8. RST 0 - 7 : Reset.

V.Imp • It is equivalent to one byte CALL instruction.
It transfers program to one of the eight memory location depending upon the number.

This instruction is used in conjunction with interrupts and inserted using external Hardware.

Besides, these can be used as software instruction in a program to transfer prog. execution to one of the eight locations.

Instruction restart address for RST.

RST0	0000H	8 byte
RST1	0008H	8 byte
RST2	0010H	8 byte
RST3	0018H	8 byte
RST4	0020H	8 byte
RST5	0028H	8 byte
RST6	0030H	8 byte
RST7	0038H	8 byte

[Flag : No flag effected]

④ Some Special Instructions -

(a) XCHG → Exchange H-L with D-E

M/C = 1

T = 4T

Flag = No flag effected.

The content of register H is exchanged with the content of register D.

The content of register L is exchanged with the content of register E.

Before: [20/50]

[30/50]

after execution of XCHG

→ [30/50] - [20/50]

H L

D E

H L

D E

(b) XTHL → Exchange H-L with top of stack.

M/C = 5
OF, MR, MW, MZ

T = 16T

Flag : No flag effected.

Example: Before :

H L
[A2/50]
SP [2095]

Stack Memory

2095 [38]
2096 [67]

After execution of XTHL,

H L
SP [2095]

Stack memory
2095 [50]
2096 [A2]

M/C for XTHL

OF - is essential for all instruction. (To decode meaning of instruction).

MR - Reading content of 2095 (that is : 38H)

MR - Reading the content of 2096 (that is : 67)

MW - Writing the content of H into 2096 (that is A2)

MW - Writing the content of L into 2095 (that is 50)

② SPHL → Copy H and L registers to Stack Pointer.

M/C \Rightarrow
1 " GT

Flag: No flag effected.

Example: Before

12	50
H	L

2095
SP

Stack Memory
38
67
2095
2096

After execution of SPHL instruction,

A2	50
H	L
(unaltered)	SP

Stack memory
38
67
2095
2096

So difference is the only SP register value is changed here with respect to instruction XTHL where the contents are exchanged.

Also Note: H-L content still unchanged before & After the execution of SPHL instruction.

③ LDA 16 bit Address:

M/C \Rightarrow OF+MR+MR
To read the Ac content of memory address provided in the instruction by 16 bit add.

DB	OB	LDA 2050
AC	2050	

After	OB	OB
	2050	2050

Flag: Not effected

LDA X - B/D reg. pair

NOTE: H-L pair not used

M/C: OF, MR
Read the memory content pointed by either B-C or D-E pair & put into Ac.

T \Rightarrow FT Flag: Not effected

④ STA 16 bit Address :

M/C \Rightarrow OF+MR+MR
+MW \leftarrow To write the Ac content into the memory address provided by 16 bit Address.

Before	OB	STA 2051
AC	2051	

After	OB	OB
AC	2051	2051

Flag: Not effected

⑤ STAX - B/D register pair

Note: H-L pair Not used.

M/C: OF+MR
Write the memory pointed by either B-C or D-E pair by the value of Accumulator.

T : FT Flag: Not effected

(A) LHLD 16 bit Address


(i) Load H & L registers direct

(ii) LHLD 2050

Before : (Memory)

2050H	OA
2051H	OB

After :



Memory

2050	OA
2051	OB

[OB OA]

(B) SHLD 16 bit Address

(i) Store H & L registers direct

(ii) SHLD 2050

Before : (Memory)

2050	OA
2051	OB

[00 01]
H L

After :

Execution of SHLD 2050.

2050	01
2051	00

[00 01]
H L

(M) M/C : OF, MR, MR, MW, MW
T : 16T

OF : Decode meaning of ins.

MR : Read lower add byte 50H

MR : Read upper add. byte 20H

MW : Read memory Content of 2050

MW : Read memory Content of 2051

(M) M/C : OF, MR, MR, MW, MW

T : 16T

OF : Decode meaning of instruction

MR : Read lower add. byte 50H

MR : Read upper add. byte 20H

MW : Write 'L' content to 2050H

MW : Write 'H' content to 2051H

(C) LXI Rp, 16 bit data

M/C = OF, MM, MR,
T : 16T

Flag : No flag effected

Rp \rightarrow B-C ✓

D-E ✓

H-L ✓

A-SP ✓

SP ✓

X PSW X X

* { LXI H, 2500 }
PCHL. } \leftarrow PC & HL.

Program Counter will be loaded
with H-L pair value. This
is same instruction as
"JMP 2500".

JMP 2500

Prog. will directly jump to
2500H memory location.