

8085 Microprocessor -> 1 magnetic land	die it commentenmen design
Intel 8085 is an 8 bit microproces	sor introduced in 1976. Basic
fabrication features ->	
@ Max CPU Clock mate -	3, 5, 6 M.HZ
6 Produced - 1976 +	9
@ Min feature size -	Bum.
Transister - 6500	
© 8 Data Width - 8 bit	
Addness width-16 bi	it
Pin No 40 DIP	(Dual In line Package).
6 Design - Von Neun	nann anchitecture.
D Technology - 'N-M	10s'
(i) Paedecessor - Intel 8080 (Suco	essor - Intel 8086
NOTE: Both 8080 & 8085 is 8 bit up.	8085 Supports the complete MB
Bet of 8080 (except for the ANA/ANI operation	which sot 16' flag differently).
Extra features of 8085 Wir. to.	8080 is 8085 supports different
Interrupts and serial I/o functions.	
	1 22 1
Pin Diagram (Fig.3)	Signal Diagram (Fig 4)
XI I AN VCC CID CID	40 2 40
Prosting 12	D. A 28 Higher
SOD 4 D 37 CIRCOT) PSTI-	order Add bus
TRAP 6 36 RESETIN PST657	A8 21 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
RST 6.5 8 34 10/M 2 INTR	9 AD 1
RST 55 9 33 S1	(19) Multiplened
CINTA II 8 31 WR READY	35 Abb/DATA BUS 39 Abo
150 12 30 ALE HOLD- 101 13 5 29 S0 RESETTI	36 (12)
AD1 13 5 29 So 15 RESET IN	30 ALES
ADJ IT AT AND INTA	
A11 16 HIM	$\begin{array}{c c} 33 & 31 \\ \hline 38 & 30 \\ \hline \end{array}$
AD5 170 25 A12 3 5 A12 A11 AD6 18 24 A11	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Ah. 19 23 A10	$31 \longrightarrow \overline{WR}$
X 20 × 92 / 19	$\begin{bmatrix} 3 & 37 \\ 1 & 1 \end{bmatrix}$
N. K.	RESETOUT CLK (OUT)
(1) Serial I/o Ports (2) Externally Initiated signals (4) Con	tarnal signal richilland
2 Extannally Initiated signals (4) Con	ntool & status wigraus.
to the second se	C 1




a) Interrupt Control 7 . 8085 up can handle hardware and software interrupte.
It has total four hardware interrupts - Trop, RETTIS, ASTES, RETTIS & total
eight software interrupts RSTO - RSTI-12572 - RST3- RST4 - RST5-AST6-RST3.
Besides, 8085 up has one handware INTR (Interrop) Request) Pin & one INTA
(interropt acknowledgment (Active Low)) Pin!
(4 10 × 1135 × 12
b) Serial I/o Control > 8085 up has the feature of serial date if & date off.
It support only serial communication. It has specifics instructions for handling serial communication.
. 1
a) Accumulator of Temporary Register > I Ino meet of the withmobie & legical
aporation, the result is stored in accumulator. The temporary register is used to hald
the data during anithmetic & Logical operations, block and to temperary regis
by purpose. The temporary negistrie not accessible by the user Programmer
d) Flag (flip-flop) + 97 7 AC P2 CY
d) Flag (flip-flop) > 9 7 AC Pz CY
(CY) Carry flag. to show the result's condition whether carry is
generated or not. Set CY = 1 whon carry generated Reset CV = 0. when Carry not generated.
P - Panity flag. to show even no. of 1' in the presult
wil star 1 28 and set P = 1/11 = 1 When even no. of 1" in the scant
Resel- P = 0 - When odd no of 11 in the result
Whate is 18 the result is '00'y thatis '0000 0000g' than Pariety
1100 will no set (i.e. == 1).
Description to property of the street of the street of the color of the color of the street of the s
on the self operation a When a carry re generated by divil Da
and gamed on to digit Dy the Ac flag is 801 (==1)
Otherwise Recolling:
NOTE: The instruction wet does not include any conditional jump
based on 'At' flag
If result is Zero than Z-1, when Z =0.
(S)- 19 Dq bit is 1 the Sign flog (5) - Set (==1) } Applicable for Signed No. else sign flag (5) - Reset (==0).] Calculations. For usualgned no calculations 'S' will ignored.
For unsigned no calculations 's' will ignored.

Qs Suppose 'Ac' content is '00'H & pregister B' content is 00"H. Now wing	
Add B' impruction thesertwo Contents are added. There what will be	
the status of flag register & Ac register?	
Ansin of PACIFICOHITY - Top starting to not a second and the	
ALTERNATION OF COMMENT OF THE STATE OF THE S	
ADD B Means AC = AC + B	
AC ← 00H+00H	
alouted a Middle Lange is sent AG = OOH . The restant of E late is a	
Now after addition the flag negisters' value will be changed	
according to the result. Now, final result is stored at Ac. So, result	
18 00 4 that means zero of lag is set.	
desired and another of he Parity Hag is Set por man parity Parity	
register content . 7	
TO A DESCRIPTION OF THE PROPERTY OF THE PROPER	
Transport loss site of survives in 44 Harris viscount of some	
: Ans 8 . 1 D'Ac = OOH 1	
** Ans 8 . 1 D'Ac = 00H 1 1 1 1 1 1 1 1 1	
el icos they it could be audited and the about the	
A statement of the stat	
e) Anithmetic & Logic Unit > All anithmetic & land	
Cornied out here. Two its are coming from Accumulator " & "temporary register" and one of in clirectly aring to	
The state of the s	
The way the man of the same of	
Anoto: 1 11 Another accept to the property of	
This worlden Register & Janatrus Ican Des	
is part of the ALU. When an instruction is Letched from memory, it is leaded in	
Instruction register. The decoder decodes the instruction e establishes the	
sequence of further operations/flow. The instruction establishes the ble accessable by the user	
ble / accompble by the user the instruction register is not programme.	
g) Timing and control unit -> This wait does -	
g) Timing and control unit -> This unit does two important tasks.	
Clock the micro procenor eperation	
i) It synchronise all the microprocessor operation with the internal	
and the state of all and the state of the st	
Complete of the part of the pa	
A roll of	

1) Generales the control signals necessary for communication between
11 improcessor and Peripherals, married 4.
Control signals for up (> Peripheral Devices == IOR, ION
$ \left(\begin{array}{c} \boxed{10/\overline{m}=1} & \left(\begin{array}{c} \boxed{10/\overline{m}=1} \\ \boxed{\sqrt{10}} \end{array}\right) $
RD = 0
Mp (-> memory = = MEMR, MEMW) WROLL
$(Tol\overline{m}=0)$ $(J/\overline{m}=0)$
$\frac{1}{RD} = 0$ $\frac{1}{RD} = 0$ $\frac{1}{RD} = 0$
21 2 1 2 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2
8085 Machine Cycle Status & Control Signals >
St. Machine Cycle Status Control Signals.
NO. IOM SISO
1. Ofcode Fetch 0 1 1 RD=0
2. Memory Read D 1 D RD = D
3. Memory Write 0 D 1 WR=0
4. I/o Read 1 1 0 R0=0
500 = 1/0 Write In TO Alice O I'm with the WR = 0.00
COLL TATE OF THE PARTY OF THE P
Line Allegan Line Man and a land a few man and and the land in
8. HOLDS - ASIM = 17 X X X D. WR = Z and INJTA=1
9: THORESERVE SOME TO XX X AND 1 12 and 1 12 and 1
9: TRESERIES SOLVER TO THE TOTAL TO THE TOTAL TO
7 = Tri State (High Impedence)
with 14 av March Unspecified Transfer and John John Ash
LU mar 21 to 1 and 2 to 1 and 2 to 1 and 2 to 1 and 2 to 1
h) Register Array -> It contains programmable and monprogrammable
mogisters. The programable mogisters are B-C-D-E-H-L-SP-PC. & ron-
programmable registere are W,7. The W, 7 registers are used to hold 8 bit
that during execution of Rome instructions. However, because they are used
internally, they are not available to the programmen. Incomment / decrement
add latch is also part of reg. array Which is used to increase / decrease address.
1) Address buffer & Dalay Address Buffer -> These two buffer circuit used
to generale higher order add over this (As-As) & lower order multiplexed Addrum
dista bush (AD) - ADO) cond to a series as side years of side as a series and
The same of the sa
Some Instructions and > CALL





Scanned with CamScanner