Memory And I/O Interfacing Examples

EXAMPLE-1


Consider a system in which the full memory space 64kb is utilized for EPROM memory. Interface the EPROM with 8085 processor. Find out the range of address.

Ans: The memory capacity is 64 Kbytes. i.e. $2^n = 64 \times 1024$ bytes where n = address lines. So, n = 16.

In this system the entire 16 address lines of the processor are connected to address input pins of memory IC in order to address the internal locations of memory.

The chip select (CS) pin of EPROM is permanently tied to logic low (i.e., tied to ground). Since the processor is connected to EPROM, the active low RD pin is connected to active low output enable pin of EPROM.

The range of address for EPROM is 0000H to FFFFH.




EXAMPLE-2

Consider a system in which the available 64kb memory space is equally divided between EPROM and RAM. Interface the EPROM and RAM with 8085 processor. Find out the address range.

Ans:

- Implement 32kb memory capacity of EPROM using single IC 27256. 32kb RAM capacity is implemented using single IC 62256.
- The 32kb memory requires 15 address lines and so the address lines A0 A14 of the processor are connected to 15 address pins of both EPROM and RAM.
- The unused address line A15 is used as to chip select. If A15 is 1, it select RAM and If A15 is 0, it select EPROM.
- Inverter is used for selecting the memory.
- The memory used is both Ram and EPROM, so the low RD and WR pins of processor are connected to low WE and OE pins of memory respectively.

The address range of EPROM will be 0000H to 7FFFH and that of RAM will be 8000H to FFFFH.



EXAMPLE-3

Consider a system in which 32kb memory space is implemented using four numbers of 8kb memory. Interface the EPROM and RAM with 8085 processor. Find out address range.


Ans: The total memory capacity is 32Kb. So, let two number of 8kb memory be EPROM and the remaining two numbers be RAM.

Each 8kb memory requires 13 address lines and so the address lines A0- A12 of the processor are connected to 13 address pins of all the memory.

The address lines and A13 - A14 can be decoded using a 2-to-4 decoder to generate four chip select signals.

These four chip select signals can be used to select one of the four memory IC at any one time.

The address line A15 is used as enable for decoder.




Device		Binary address															
		ecod able/	er input		Input to address pins of memory IC												Hexa address
	A,5	A14	A ₁₃	A,2	Au	Ato	A,	A ₈	Α,	A ₆	A _s	A,	A ₃	A ₂	A,	A _o	
- 8kb	0	0	0 0 0	000	0	000	000	000	000	000	0 0 0	000	000	000	0	0-0	0000 0001 0002
EPROM - I	ċ	ċ	ò	i	i	: i	ì	i	i	i	. : i	i	· i	i	i	i	1FFF
	000	000	1 1	000	000	000	000	000	000	000	000	000	000	000	0	0 1 0	2000 2001 2002
8kb EPROM - III	:				•				:		:	:					: .
	0	0	1	1	1	1	1	1	1	}	1	1	1	1	!	1	3FPF
8kb RAM - I	000	1	0	000	0	000	000	000	000	000	000	000	000	000	0	0	4000 4001 4002
	ò	i	ò	i	i	i	i	i	i	i	į.	i	i	i	i	i	SFFF ·
8kb	000	. 1	1 1	000	0	000	000	000	000	000	000	000	000	000	0	0	6000 6001 6002
RAM -II	o	i	i	;	i	i	i	i	i	i	i	i	i	i	i	i	ZEFF

EXAMPLE-4

Consider a system in which the 64kb memory space is implemented using eight numbers of 8kb memory. Interface the EPROM and RAM with 8085 processor. Find out address range.

Ans: 0000-1FFF, 2000-3FFF, 4000-5FFF, 6000-7FFF, 8000-9FFF, A000-BFFF, C000-DFFF, E000-FFFF.

EXAMPLE 5:




There are four chips each of 1024 bytes connected to a 16 bit address bus as shown in the figure below. RAMs 1,2,3 and 4 respectively are mapped to addresses?

- A. 0800-0BFF
- B. 1800-1BFF
- C. 2800-2BFF
- D. 3800-3BFF

EXAMPLE 6

For the 8085 microprocessor, the interfacing circuit to input 8-bit digital data (DI0 - DI7) from an external device is shown in the figure. The instruction for correct data transfer is :



- A. MVI A F8
- B. IN F8
- C. OUT F8
- D. LDA F8F8

Example 7:

A system requires 16kb EPROM and 16kb RAM. Also the system has 2 numbers of 8255, one number of 8279, one number of 8251 and one number of 8254. (8255 - Programmable peripheral interface; 8279-Keyboard/display controller, 8251 - USART and 8254 - Timer). Draw the Interface diagram. Allocate addresses to all the devices. The peripheral IC should be I/O mapped.

Ans: The I/O devices in the system should be mapped by standard I/O mapping. Hence separate decoders can be used to generate chip select signals for memory IC and peripheral IC's.

For 16kb EPROM, we can provide 2 numbers of 2764(8k x 8) EPROM. For 16kb RAM we can provide 2 numbers of 6264 (8k x 8) RAM.

The 8kb memories require 13 address lines. Hence the address lines A0 - A12 are used for selecting the memory locations.

The unused address lines A13, A14 and A15 are used as input to decoder 74LS138 (3-to-8-deeoder) of memory IC.

The logic low enables of this decoder are tied to IO/M(low) of 8085, so that this decoder is enabled for memory read/write operation. The other enable pins of decoder are tied to appropriate logic levels permanently.

The 4-outputs of the decoder are used to select memory ICs and the remaining 4 are kept for future expansion. The EPROM is mapped in the beginning of memory space from 0000H to 3FFF. The RAM is mapped at the end of memory space from E000 to FFFFH.

The chip-select signals for these IC's are given through another 3-to-8 decoder 74LS138 (I/O decoder). The input to this decoder is A11, A12 and A13.

The address lines A13, A14 and A15 are logically ORed and applied to low enable of I/O decoder.

The logic high enable of I/O decoder is tied to IO / M(low) signal of 8085, so that this decoder is enabled for I/O read/write operation.

	Binary address																
Device	Decoder input			7	Input to address pins of memory/8255												
	A15 A14 A13		A,2 A,1 A,0 A, A,8					A,	Ą	Α,	Ą	A3 A3 A4 A5			A ₀	oddress	
2764	0 0 0	000	000	000	0 0	0 0	0 0	000	0	0 0 0	000	0	0 0	0 0 0	0 0 1	0 1 0	0000 0001 0002
EPROM				1.0		*	4										Ū.
	0	Ô.	ō	i	i	1	i	í	i	i	i	i	i	i	i	i·	1FFF
6264	1 1	1 1	1	000	000	0 0 0	0 0	000	0 0 0	0 0 0	000	000	0 0	0 0 0	0 0 1	0 1 0	E000 E001 E002
RAM							1		1				*				
	i	i	i	i	i	i	i	i	i	i	i	i	i	i	·i	i	FFFF
8255 I PORT-A PORT-B PORT- C Control Register	0 0 0	1 1	0 0 0 0	X X X	X X X	X X X	X X X	X X X	X X X	X X X	X X X	X X X	X X X	0 0 1 1	0 1 0 1	××××	4000 4002 4004 4006
8255 III PORT-A PORT-B PORT- C Control Register	00000	1 1 1	1 1 1 1	×××	X X X	X X X	XXXX	X X X	X X X	XXX	. x x x x	X X X	X X X	0 0 1 1	0 1 0 1	X X X	6000 6002 6004 6006
8255 III PORT-A PORT-B PORT-C Control Register	1 1 1	0000	0 0 0	X X X	XXX	XXX	X X X	X X X	X X X	X	XXX	X X X	X X X	0 0 1	0 1 0 1	X X X	8000 8002 8004 8006

Note: The "X" indicates that the address line is not used for the particular device and they are considered as zero.

