

Interrupt →

8085 μ p processes interrupt only when Interrupt Enable (EI) flip flop is high & interrupting device sends a INTR signal that is (Interrupt Request) signal.

The software instruction used for setting interrupt enable flip flop is:

Instruction - EI (Enable Interrupt).

① This is 1 Byte instruction

② This sets the interrupt Enable flip flop & enable interrupt process.

③ Only system reset or an interrupt disables the interrupt process.

Instruction - DI (Disable Interrupt).

① This is 1 byte instruction

② This instruction resets interrupt enable f/f.

③ It should be used in a program segment where an interrupt from an outside source cannot be tolerated.

④ When μ p receives INTR signal, μ p completes current instruction, disables Interrupt Enable F/F & sends signal \overline{INTA} to interrupting device. (**) [PC (Program Counter) value is stored at Stack]

Then the program sequence transfers to the location of Interrupt Service Routine (ISR) of that interrupt.


At the end of the ISR there should be a 'RET' instruction that retrieves the memory address where the program was interrupted & continues the execution. ISR should include EI instruction so that further interrupt can be occurred.

(**) The signal \overline{INTA} is used to insert a restart (RST) instruction through external hardware. This instruction transfers the program control to a specific memory location on Page 00H.

Corresponding
Starting address
of ISR.

Corresponding
Starting address
of ISR.

Priority.	Input.	Pin	Mask	Vector location
-----------	--------	-----	------	-----------------



* NTR is only one non-vector
interrupt as up does not know its ISR location
& the corresponding address. So it depends
on external hardware.


ONLY FOR THIS CONDITION THE AND GATE
WILL BE ACTIVATED.

- Software Interrupts: RST 0, 1, 2, 3, 4, 5, 6, 7 [These are generated by writing program (stu)]
- Hardware Interrupts: RST 7.5, 6.5, 5.5, TRAP, INTR [These are generated externally by peripheral device]

RST 7.5, 6.5 & 5.5 →

These are maskable interrupts and enabled under program control with two instructions: EI & SIM.

SIM → (SET INTERRUPT MASK)



Three different functions of SIM instruction →

(a) Set the mask for RST 7.5, 6.5, 5.5 interrupts. This instruction reads the content of the accumulator and enable/disables the interrupts according to the content of AC.

Bit D3 is a control bit and should be 1 for bits D0, D1 & D2 to be effective. Logic 0 on D0, D1 and D2 will enable the corresponding interrupts & logic 1 will disable the interrupts.

(b) 2nd function is reset RST 7.5 flip flop. D4 bit is control bit for RST 7.5. If D4 = 1, RST 7.5 is reset. This is used to override (or ignore) RST 7.5 without servicing it.

(c) The third function is to implement serial I/O. Bit D7 and D6 of the accumulator are used for serial I/O & don't effect interrupts. Bit D6 = 1 enables the serial I/O and bit D7 is used to transmit (output) bits.

WAP to enable all the interrupts in an 8085 system.

Ans.	Instruction	Comment
	EI	Enable interrupts
	MVI A, 08H	Load bit pattern to enable RST 7.5, 6.5 & 5.5 ✓
	SIM	Enable RST 7.5, 6.5, 5.5

- * RIM instruction loads the AC
- * SIM - AC content need to be loaded ✓

1010 -
1011 -
1100 -
1101 -
1110
1111

WAP to reset the 7.5 interrupt.

Instruction -

MVI A, 18H ; Set D4=1
SIM ; Reset 7.5 interrupt flip flop.

Pending Interrupts -

Because there are several interrupt lines, when one interrupt request is being served, other interrupt requests may occur and remain pending. 8085 has an additional instruction called RIM (Read Interrupt Mask) to sense these pending interrupts.

RIM is one byte instruction & used for following functions-

(a) To read interrupt Masks. This instruction loads the accumulator with 8 bits indicating the current status of the interrupt masks.

(b) To identify pending interrupts. Bits D4, D5 and D6 identify the pending interrupts.

(c) To receive serial data. Bit D7 is used for this purpose.

7	6	5	4	3	2	1	0
SID	IS7	IS6	IS5	IE	M7	M6	M5

Serial data bit: SID
Pending Interrupts: IS7, IS6, IS5 (1 = Pending)
Interrupt Enable Flags: IE, M7, M6, M5 (1 = Masked, 0 = Enabled)

Prob: Assuming we are completing an RST 7.5 interrupt request. Check to see if RST 6.5 is pending. If it is pending, enable RST 6.5 without affecting any other interrupts; otherwise, return to main prog.

Ans. Instruction:

Comment:

RIM ; Read Interrupt Mask.

MOV B, A ; Save Mask information.

ANI 20H ; Check whether RST 6.5 is pending.

JNZ NEXT

EI

RET ; RST 6.5 is not pending, return to main prog.

NEXT: MOV A, B ; Get bit pattern; RST 6.5 is pending.

ANI 0DH ; Enables RST 6.5 by setting D1=0

ORI 08H ; Enable SIM by setting D3=1

SIM

JMP SERV ; Jump to ISR (Interrupt Service Routine) of 6.5

RST 6.5
xx0xxxxx
00100000
00000000
1: Pending
0: Masked