



# 8085 MICROPROCESSOR

Timing diagram

# MACHINE CYCLES AND T-STATE

Machine cycles are sub part of any instruction.

Machine cycles: It can be

- Opcode Fetch OF. It requires (4 T-states/6 T-states)
- Memory Read MR . It requires (3 T-state)
- Memory Write MW . It requires (3 T-state)
- Input/Output Read I/OR . It requires (3 T-state)
- Input/Output Write I/O W . It requires (3 T-state)

# CONTD...

## T state calculation:

- If Clock Frequency(f) of 8085 processor is 3.2 MHz, then the Clock Time period (T) is :
  - $T = 1/f = 1/3.2\text{MHz} = 0.3125 \text{ micro second}$
- So **T = 0.3125 micro Second**


Now calculate the time required for different operations:

Machine cycle	T state	Time in micro sec.
Opcode fetch	4/6	1.25 / 1.875
Memory Read/Write	3	0.9375
I/O Read/Write	3	0.9375

**MVI B, 43<sub>H</sub>**

MEMORY ADDRESS	LABEL	MNEMONICS	HEX CODE	COMMENT
2000		<u>MVI</u> B 43	06	B ← 43
2001			43	


# MVI B, 43



MOV C, A .

MEMORY ADDRESS	LABEL	MNEMONICS	HEX CODE	COMMENT
2000		MOV C A	4F	C←A

## 8085 TIMING DIAGRAM FOR OP CODE FETCH CYCLE FOR MOV C, A .



**INR M**


**H-L=4250**

**4250→12**

MEMORY ADDRESS	LABEL	MNEMONICS	HEX CODE	COMMENT
4105		INR M	34	$[M] \leftarrow [M] + 1$



# INR M




**ADD M**

**H-L=4250**

**4250→12**


MEMORY ADDRESS	LABEL	MNEMONICS	HEX CODE	COMMENT
2000		ADD M	AB	$AC \leftarrow [M] + AC$



## STA 526A

MEMORY ADDRESS	LABEL	MNEMONICS	HEX CODE	COMMENT
41FF		STA 52 6A	32	[526A] ← AC
4200			6A	
4201			52	

STA addr



## IN Byte

