

# Operating Systems

## Contents :

### I Introduction and Background

### II Process management:

- process concept
- 40% {
  - CPU scheduling
  - Synchronization
  - Concurrent programming
  - Deadlocks
  - Threads

### III Memory Management:

- RAM chip Implementation
- Loading Linking and Address Binding
- Techniques Techniques
  - paging
  - multi level paging
  - Inverted paging
  - Segmentation
  - Segmented Paging
- Virtual Memory

### IV File System.

## Text books

1. OS by Gravim
  2. OS Modern OS by A-S Tenenbaum
  3. OS by William Stallings
- avg → 8 to 10 (Marks)

faculty: Balu Krishna Sir

## EMAIL ID


BALAKRISHNA.VEERRALA@gmail.com

## Introduction & Background

10/5/18

What is an OS?


OS is an interface b/w user and computer h/w.



## System (a)

System call is a request made by the user prg to the OS in order to get any kind of service.

→ OS is also called as **Resource allocator** bcz it is responsible of allocating resources of a computer.





### Goals of OS

1. Primary goal is convenience (Easy to use)
2. Secondary goal is efficiency (Stability)

### Types of OS

#### 1) Batch OS.




for any job to complete it requires time

- If the current job is completed completely then only another job will be scheduled on to CPU.
- Increased CPU idleness.
- Decreased **Throughput of the system**.

**Throughput**: No of jobs completed per Unit time. is called throughput of the system.


Ex: IBM OS/2

### Multi programming OS



- if the job is leaving the CPU to perform I/O opn then another job which is ready for execution will be scheduled on to the CPU.
- Increased CPU Utilization
- **Increased Throughput of the system**

Ex: Windows, Unix, Linux




→ Multi tasking is an extension of multi program running OS.

→ The jobs will be executed in the time sharing mode.

Ex:- Windows, Unix, Linux etc.

#### 4) Multi Processor Systems



→ Increased throughput of the system.

→ Reliability  
[Q], Fault tolerant systems

#### 3. Economical

Ex:- Unix

(purchasing 1 system with n CPUs is more economical than purchasing n systems each with 1 CPU)

#### 5. Real Time Systems

The systems which are within deadly time bound are called as real time system

##### Real Time System

Hard Real Time



Eg:- Satellite Systems  
missile Systems  
minor delay not accepted.

Soft Real Time

Eg:- Banking Sector  
missile delay accepted

Ex:- Sx Works, Vx Works, RTOS.

## Dual Mode Operation



- In the H/w level instructions are executed by using dual mode operation like
  - i) User mode / non-privileged mode
  - ii) Kernel mode / privileged mode / monitor mode
  - iii) monitor mode / system mode / supervisory mode
- The dual mode operation is used, in order to provide the protection & security to the user programs and also to the operating system from "current user".
- It is purely the decision of O.S. in which particular mode, the instruction has to be executed.
- Generally the privileged mode are executed in the kernel mode & non-privileged mode are executed in the user mode.

- The mode switch bit is used to identify in which particular mode current instruction is executing.
- In the boot time the system always starts only in the kernel mode.
- The operating systems always runs only in the kernel mode.

NOTE: The mode switching takes very less time compared to process switching.


## Privileged Instructions

- 1) I/O operation
- 2) Context Switching
- 3) Disabling the interrupts
- 4) Set the time of clock
- 5) Clearing the memory map (i.e. deallocation of memory from process)
- 6) Changing memory map (i.e. moving process from one memory location to another)

## Non-privileged Instructions

- 1) Reading the time of clock
- 2) Reading the state of the processor
- 3) Sending the final print output to the printer

## Layered Approach




- The design and implementation of the OS will be done in multiple layers.
- The main advantage of layered approach is modularity, abstraction & debugging.
- Modularity means, if any specific layer is updated then it will not have any impact on the other layer.

## fork() System Call Implementation :-

```

main()
{
    int pid; pid = fork();
    if (pid < 0) printf("child process creation failed");
    else if (pid == 0) {
        printf("child process");
    } else {
        printf("parent process");
    }
}
  
```

- fork() is a system call used to create the child process.
- fork() returns +ve value child process creation is unsuccessful.
- fork() returns the value 0 to the newly created child process.
- fork() returns +ve value (pid of child process) to the parent process.
- When the child process is created, new memory location will be allocated to the child process.
- The parent and child processes will have same virtual address but physical addresses will be different.



NOTE: If the program is having n fork() calls then it will create  $2^n - 1$  child processes.

## Process Management

### Process Concept

Def: - The program ~~executing~~ under execution is called as process.

- It should reside in the Main memory
- It is occupied the CPU to execute the instructions
- Active and dynamic  
    ↑  
    bcz it is executing task & time i/p & producing o/p

### Attributes :-

- 1) process id.
- 2) process state
- 3) priority
- 4) program counter
- 5) General purpose registers. (Keeps info about which registers are being used by the process)
- 6) List of open files
- 7) List of open devices
- 8) protection information

#### 1) Process Id

process id is unique identification no. which is assigned by the OS at the time of process creation.

#### 2) Process State

process state contains current state information of a process where it is residing.

#### 3) Priority

priority is a parameter assigned by the OS at the time of process creation.

#### 4) Program Counter

Prog. counter contains address of the next instruction to be executed.

→ All the attributes of the process is called as context of the process.

→ All the context of the process will be stored in the process control block (P.C.B)


P. id	P. S
P. C	Priority
G. P. R	L.O.F
L.O.D	Protection information
P.C.B	

- Every process will have its own PCB.
- PCBs of the processes will be stored in the main memory.
- PCBs are implemented using Doubt. Linked List.
- Process is having various diff. states:
  - 1) New state
  - 2) Ready state
  - 3) Running state
  - 4) Wait/ block state
  - 5) Termination or completion
  - 6) Suspended ready
  - 7) suspend wait or suspend block


Various operations performed on the process

- 1) Creation
- 2) Scheduling
- 3) Dispatching
- 4) Executing
- 5) Terminating or killing
- 6) Suspending
- 7) Resuming

Process State Diagram



- Initially process will be in the new state, it means process is under creation or being created.
- Once the process is created it will be moved on to Ready state. And in the ready state there will be multiple no. of processes. One of the process will be selected from the ready state and that will be dispatched on to the running state.
- When the process is in the running state it is occupying the CPU and executing more's of the process and performing CPU time.
- In the running state there will be only one process at any point of time.
- If the running process requires I/O operation then it will be moved on to wait or block state. In the wait state also there can be multiple no. of processes; it means multiple processes will perform I/O operation simultaneously.



- When the process is in the Ready, Running or wait/block state then it is residing in the Main memory.
- When the resources are not sufficient to manage the processes, in the Ready state (e.g.: memory) then some of the processes will be suspended and they will be moved onto Suspend Ready state.
- When the process is in the Suspend Ready then it is residing in the "backing store" (Secondary memory).
- Always a low priority process will be suspended first.

processes are categorized into 2 types

- i) CPU bound process
- ii) I/O bound process

#### CPU Bound Process :-

- The processes which require more amount of CPU time are called as CPU bound process.
- These processes will spend more time in the running state.

#### I/O Bound Process :-


- The processes which require more amount of I/O time are called as I/O bound process.
- These processes will spend more time in the wait (or) block state.

#### Degree of Multiprogramming :-

The no. of processes present in the main memory at any point of time is called as degree of multiprogramming.

- Each and every time when the process is moving from one state to another state, the context of the process will change.

#### Context Switching :-



- Saving the context of one process and loading the context of another process is called as context switching.
- If the context of the process is more then context switching time will also increase which is undesirable.
- Context switching time is considered as overhead for the system.

NOTE: In some special cases if there is only 1 process still that is called as context switching.  
Eg:- Round robin scheduling with 1 process.

In the operating system there are 3 different scheduling schedulers

i) Long term scheduler (LTS)

(or) Job scheduler

→ It is responsible for creating and bringing the new processes into the system

ii) Short term scheduler (STS)

(or) CPU scheduler

→ STS is responsible of selecting one of the process in ready state for scheduling onto the CPU. (running state)

iii) Mid Term Scheduler (MTS)

(or) Medium term scheduler

→ MTS is responsible of suspending and resuming the processes.

→ The job done by MTS is called as swapping.

### Dispatcher :-

→ Dispatcher is responsible of loading the selected job onto the CPU. (this is called as dispatching)

→ Dispatcher is also responsible of performing context switching.

→ LTS should select good combination of both CPU bound and I/O bound processes in order to get good throughput for the system

→ LTS controls degree of multiprogramming.

Q. Consider the system which has "n" CPU processors. Then what is the min & max no. of processes that may present in the Ready, running & block states?

	min	max
Ready	0	"Any" no. of processes
Running	0	n
block	0	"Any"

Note at back →

### NOTE

"Any" depends on man degree of multi programming in the system

→ Process is having various different times

i) Arrival Time (AT) :- (also called Submission time)

The time when the process is arrived into ready state is called as arrival time of a process.

ii) Burst Time (BT) :-

The time required by the process of for its execution is called burst time of a process.

iii) Completion Time (CT) :-

The time when the process is completed its total execution is called as completion time of a process.

iv) Turn Around Time (TAT) :-

The time difference b/w completion time and arrival time is called as TAT of a process.

$$TAT = CT - AT$$

Waiting Time (WT) :-

The time difference b/w TAT and BT is called as WT of a process.

$$WT = TAT - BT$$

Response Time (RT)

The time difference b/w first response and arrival time is called as RT of a process.

KP :-

11/9/18

### CPU Scheduling

The decision making of selecting the process in ready state for scheduling on to the CPU is called as CPU scheduling

Who: STS (Short Term Scheduler)

Where: Ready State

When:

- 1. Process going from running to termination
- 2. " " " running to wait,
- 3. " " " ready to running to ready

2. Wait  $\rightarrow$  Ready [High Priority process]  
 New  $\rightarrow$  Ready [High Priority process]

### Goal of CPU Scheduling

1. To maximize CPU Utilization & Throughput of the system.
2. To minimize the avg. TAT, avg. WT & avg. RT of the processes.

### 1. First Come First Serve (F.C.F.S)

(Criteria: Arrival Time)

Mode: Non-preemptive

(a) Process id

PRO	AT	BT
1	0	2
2	1	3
3	2	6
4	3	5
5	4	4

first cry TAT = ?  
 2 cry WT = ?

### 8) Gantt Chart

P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>
0	2	5	11	16

PRO	AT	BT	CT	TAT	WT
1	0	2	2	2	0
2	1	3	5	4	1
3	2	6	11	9	3
4	3	5	16	13	8
5	4	4	20	16	12

$$\text{avg TAT} = \frac{2+4+9+13+16}{5} = \frac{44}{5} = 8.8$$

$$\text{avg WT} = \frac{0+1+3+8+12}{5} = \frac{24}{5} = 4.8$$

Q2

PRO	AT	BT	CT	TAT	WT
1	6	6	31	25	19
2	2	5	8	6	1
3	4	6	22	18	12
4	1	2	3	2	0
5	5	3	25	20	17
6	3	8	16	13	5

CPU idle

	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>
0	1	3	8	16	22	25

$$\text{avg TAT} = \frac{25+6+18+2+20+13}{6} = \frac{84}{6} = 14$$

$$\text{avg WT} = \frac{19+1+12+0+17+5}{6} = \frac{54}{6} = 9$$

NOTE:

i) if the arrival times of the processes are matching then schedule the process which has lowest process id.

a

	P.TNO	AT	BT	CT	TAT	WT
①	1	3	2	7	4	2
②	2	9	8	17	8	0
③	3	12	9	26	14	5
④	4	2	3	5	3	0
⑤	5	15	8	34	19	11
⑥	6	3	1	8	5	4

	P <sub>4</sub>	P <sub>1</sub>	P <sub>6</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>5</sub>
0	2	5	7	8	16	25

	P <sub>4</sub>	P <sub>1</sub>	P <sub>6</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>5</sub>
0	2	5	7	8	9	17

$$\text{Avg TAT} = \frac{53}{6} = 8.83$$

$$\text{Avg WT} = \frac{22}{4} = 3.66$$

Q<sub>1</sub>

P.TNO	AT	BT
1	0	20
2	1	1
3	2	1

found Avg WT

Q<sub>2</sub>

	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>
0	20	21	22

P.TNO	AT	BT	CT	TAT	WT
1	0	20	20	20	0
2	1	1	21	20	19
3	2	1	22	20	19

$$\text{Avg WT} = \frac{38}{3} = 12.67$$

Q<sub>2</sub>

P.TNO	AT	WB	CT	TAT	WT
1	0	1	1	1	0
2	1	1	2	1	0
3	2	20	22	20	0

Q<sub>3</sub>

	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>
0	1	2	22

$$\text{Avg WT} = 0$$

## Convoy Effect

In the FCFS if the 1<sup>st</sup> process is having CPU bound process and followed by many I/O bound processes, then it will have ~~major effect~~ major effect on avg. WT of the processes. This effect is called as Convoy Effect.

## 2. Shortest Job first (SJF)

Criteria :- Burst Time

Mode :- Non-preemptive

Q

P.No	AT	BT	CT	TAT	WT
1	0	7	7	7	0
2	1	3	11	10	7
3	2	4	15	13	9
4	3	1	8	5	4
5	4	6	21	17	11

Final avg TAT & avg WT

$$\text{avg TAT} = \frac{52}{5} = 10.4$$

$$\text{avg WT} = \frac{31}{5} = 6.2$$

P <sub>1</sub>	P <sub>4</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>5</sub>
0	7	8	11	15

## NOTE:

If the BT of the processes are matching then schedule the process which has lowest arrival Time.

P.No	AT	BT	②	CT	TAT	WT
1	24	21	①	74	50	29
2	15	19	①	55	38	19
3	20	23	④	120	100	77
4	0	18	—	18	18	0
5	12	16	—	34	22	6
6	18	23	③	97	79	56

Q2.

P <sub>4</sub>	P <sub>5</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>6</sub>	P <sub>3</sub>
0	18	34	53	74	97

$$\text{avg TAT} = \frac{50+38+120+18+22+79}{6} = \frac{307}{6} = 51.16$$

$$\text{avg WT} = \frac{29+19+77+0+6+56}{6} = \frac{137}{6} = 31.16$$

### 3 Shortest Job Remaining Time First (SJF)

Criterion : Burst Time

Mode : preemptive

P.NO	AT	BT	CT	TAT	WT
1	0	7	21	21	14
2	1	5	15	14	9
3	2	3	6	4	1
4	3	1	4	1	0
5	4	2	8	4	2
6	5	3	11	6	3

P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>	P <sub>7</sub>	P <sub>8</sub>	P <sub>9</sub>	P <sub>10</sub>	P <sub>11</sub>	P <sub>12</sub>	P <sub>13</sub>	P <sub>14</sub>	P <sub>15</sub>	P <sub>16</sub>
1	2	3	4	5	6	8	11	15	21						

All processes have arrived, it will work as SJF with non-preemptive

$$\text{Avg TAT} = \frac{850}{6} = 8.33$$

$$\text{Avg WT} = \frac{29}{6} = 4.83$$

Q	P.NO	AT	BT	CT	TAT	WT
① -	1	6	3	9	3	0
② -	2	2	5	13	11	6
+	3	4	10	5	1	0
③ ✓	4	0	8	19	19	11
④ -	5	3	6	25	22	16
+	6	2	12	4	2	0

Q	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>	P <sub>7</sub>	P <sub>8</sub>	P <sub>9</sub>	P <sub>10</sub>	P <sub>11</sub>	P <sub>12</sub>	P <sub>13</sub>	P <sub>14</sub>	P <sub>15</sub>	P <sub>16</sub>	P <sub>17</sub>	P <sub>18</sub>
0	1	2	3	4	5	6	9	13	19	25					

$$\text{Avg TAT} = \frac{59}{6} = 9.66$$

$$\text{Avg WT} = \frac{33}{6} = 5.5$$

Q	P.NO	AT	BT	CT	TAT	WT
① -	1	4	1	6	2	1
③ ✓	2	2	8	13	11	6
⑤ ✓	3	6	8	27	27	18
+	4	3	24	30	2	0
⑦ ✓	5	5	3	9	4	1
⑨ -	6	1	7	19	18	11

Q	P <sub>3</sub>	P <sub>6</sub>	P <sub>2</sub>	P <sub>4</sub>	P <sub>1</sub>	P <sub>5</sub>	P <sub>2</sub>	P <sub>6</sub>	P <sub>3</sub>
0	1	2	3	4	5	6	9	13	19

Q Grade 20/16 (2 M)

P.N.	AT	BT	CT	TAT
① -1	0	10	20	20
② -2	3	6	10	7
③ -3	7	1	8	1
④ -4	8	3	13	5

$$\frac{31}{4} = 8.25$$

found any TAT?

	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>4</sub>	P <sub>1</sub>
0	3	6	7	8	10	13

Q 25 P-81 (WB)

P NO	AT	BT	CT	TAT	WT
P <sub>1</sub>	0	20	20	20	0
P <sub>2</sub>	15	25	40	25	15
P <sub>3</sub>	30	10	40	10	0
P <sub>4</sub>	45	15	70	25	10

$$\frac{25}{4} = 6.25$$

Ans:

	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>4</sub>	P <sub>1</sub>
0	15	20	30	40	45	55


Time

Q Consider 3 processes A, B, C to be scheduled as per SRTF algorithm. The process A is known to be scheduled first, and when "A" has been running for "7" units of time, the process "C" has arrived. The process "C" has run for "1" unit of time, then the process "B" has arrived, arrived and completed running in "2" units of

time. Then what could be the minimum burst time of processes A and C?

- a) 11 and 3      c) 12 and 3  
 b) 11 and 4      d) 12 and 4

Q:- A, B, C SRTF



Let C BT be  $x_2$     Let A BT be  $x_1$

After executing C for 1 unit we switched to B that means

$$x_2 - 1 > 2 \Rightarrow x_2 > 3$$

Hence min value of  $x_2$  can be 4

Similarly,  $x_1 - 7 > x_2$

$$x_1 - 7 > 4$$

$$x_1 > 11$$


Hence min value of  $x_1$  can be 12

Ans: d) 12 and 4.

## 4 Round Robin Scheduling


Criterio :- Time Quantum, Arrival Time  
(Time Slice)

Mode :- Preemptive



$$Q \quad TQ = 2$$

P.NO	A.T	B.T	C.T	TAT	WT	RT
1	0	4	8	8	4	0
2	1	5	18	17	12	1
3	2	2	6	4	2	2
4	3	1	9	6	5	5
5	4	6	21	17	11	5
6	6	3	19	13	10	7
			65	10.83	44/6 = 7.33	




$$Q \quad TQ = 3$$

P.NO	A.T	B.T	C.T	TAT	WT	RT
X <sub>1</sub>	5	8.83	32	27	22	10
X <sub>2</sub>	4	6.83	27	23	17	5
X <sub>3</sub>	3	7.83	33	30	23	3
X <sub>4</sub>	1	8.83	30	29	20	0
X <sub>5</sub>	2	6	6	4	2	2
X <sub>6</sub>	6	3	21	15	12	12

$$\text{avg TAT} = \frac{128}{6} = 21.33$$

$$\text{avg WT} = \frac{96}{6} = 16$$

$$\text{avg RT} = \frac{32}{6} = 5.33$$



TQ=2

P.NO	AT	BT	WT	TAT	WT	RT
X 1	2	3	16	14	11	2
X 2	5	3	19	14	11	8
X 3	0	16	18	17	12	0
X 4	3	1	9	6	5	5
X 5	4	2	11	7	5	5
X 6	1	4	13	12	8	1

$\frac{1}{6} = 1.83$        $\frac{52}{6} = 8.67$        $\frac{1}{6} = 3.5$

P5 P6 P1 P3 P4 P5 P6 P2 P3 P2

Q2

P3	P6	P1	P3	P4	P5	P6	P2	P1	P3	P2
0	2	4	6	8	9	11	13	15	16	17

12/9/18

### NOTE:

- In Round Robin if TQ is less than no. of context switches will increase and response time will be less
- In Round Robin if TQ is larger than no. of context switches will decrease and response time will be more
- If the TQ is greater than all the burst times (ie very very large) then round robin behaves like FCFS.

Q2 Consider a system which has 4 processes  $P_1, P_2, P_3, P_4$  all arriving in ready queue in the same order at the  $T=0$ . The burst time requirement of these processes are 4, 1, 8, 1 respectively. Then what is the completion time of process  $P_1$  assuming Round Robin scheduling with  $TQ=1$

Q3.  $P_1 P_2 P_3 P_4 P_1 P_2 P_3 P_4 P_1 P_2$

P1	P2	P3	P4	P1	P2	P3	P4	P1	P2
0	1	2	3	4	5	6	7	8	9

Completion time of  $P_1$  is 9

Q3 P- RR (WB)

Q3  $P_1$  AT BT  
 0 1 8xx  
 1 2 7xx  
 3 4 xx

FCFS:  $P_1 P_2 P_3$   
 R.R:  $P_1 P_2 P_3$

P1	P2	P3
0	5	12

TQ=2 Round Robin

$P_1 P_2 P_3 P_4 P_1 P_2 P_3 P_4 P_1 P_2$

P1	P2	P1	P3	P2	P1	P3	P2	P1	P2
0	2	4	6	8	10	11	13	15	

NOTE: In the SJF scheduling algorithm, the BT's of the processes are expected by using the following formula

$$T_{n+1} = \alpha T_n + (1-\alpha) T_p$$

$T_{n+1}$  = next expected BT

$T_n$  = previous expected BT

$T_p$  = previous actual BT.

$\alpha$  = parameter which controls relative weight of recent and past history

$$0 \leq \alpha \leq 1$$

Q 32 & 33 P - 82

P.NO	BT
P <sub>1</sub>	5
P <sub>2</sub>	8
P <sub>3</sub>	3
P <sub>4</sub>	5

$$T_1 = 10 \quad \alpha = 0.5$$

$$\begin{aligned} T_2 &= (0.5)(5) + (0.5)10 \\ &= 2.5 + 5 \\ &= 7.5 \end{aligned}$$

$$\begin{aligned} T_3 &= (0.5)(8) + (0.5)7.5 \\ &= 4 + 3.75 \\ &= 7.75 \end{aligned}$$

$$\begin{aligned} T_4 &= (0.5)3 + (0.5)(7.75) \\ &= 1.5 + 3.875 \\ &= 5.375 \end{aligned}$$

$$\begin{aligned} T_5 &= (0.5)5 + (0.5)(5.375) \\ &= 2.5 + 2.6875 \\ &= 5.6875 \end{aligned}$$

(Q32)

or.  $T_5 = \alpha T_4 + (1-\alpha) T_4$   
 $= 1 T_4 + 0$   
 $T_5 = 5$  (ic BT of  $T_4$ )  
 $T_2 = 1 T_2 = 5$

~~SJF~~ → SJF requires to know the running time of all the processes in advance, which is practically not possible. Hence SJF can be practically implemented using predicted BT


$$\begin{aligned} T_{n+1} &= \alpha T_n \\ T_{n+1} &= \alpha T_n + (1-\alpha) T_n \end{aligned}$$

Predicted BT of  $n+1^{th}$  process

Q Consider  $n$  processes sharing the CPU in round robin algorithm. The context switching time is  $s$  units, then what must be the time quantum  $q$  such that the no of context switching after every  $t$  seconds of  $n$  switches are reduced, but at the same time each process is guaranteed to get its turn/job at the CPU after every  $t$  seconds of time?

$$a) q = \frac{t-s}{n+1} \quad b) q = \frac{t+s}{n-1}$$

$$c) q = \frac{t-s}{n-1} \quad d) q = \frac{t+s}{n+1}$$



$$\frac{t}{n-1} - ns = s$$

$$ns - s + ns \leq t$$


$$ns - s + ns \leq t$$

$$q = \frac{t-ns}{n-1}$$

$$(n-1)q + ns \leq t$$

$$q \leq \frac{t-ns}{n-1}$$

$$n=4$$



#### 4. Longest Job First (LJF)


Criteria :- Burst time

mode :- Non-preemptive

B	PTNO	AT	BT	CT	TAT	WT
1	10	2	2	2	2	0
2	1	5	7	7	6	1
3	2	4	25	25	23	14
4	3	6	21	21	18	12
5	4	8	15	15	11	3

$$\text{Avg TAT} = \frac{62}{5} = 12$$

$$\text{Avg WT} = \frac{35}{5} = 7$$



NOTE: If the BT of the processes are matching then schedule the process which has lowest AT.

	P.NO	AT	BT	CT	TAT	WT
1	21	25	69	48	23	
2	12	15	105	93	78	
3	17	21	90	73	52	
4	0	19	19	19	0	
5	15	12	117	102	90	
6	19	25	44	25	0	

$$\text{Avg TAT} = \frac{360}{6} = 60$$

$$\text{Avg BT} = \frac{243}{6} = 40.5$$

P <sub>4</sub>	P <sub>0</sub>	P <sub>1</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>5</sub>
5	19	44	69	90	105

## 6 Longest Job First Remaining Time First (LRTF)

Criterias: Burst Time

Mode: Preemptive

P.NO	AT	BT
1	1	2
2	2	4
3	3	6
4	4	8

P.NO	AT	BT	CT	TAT	WT
1	1	2	2	18	17
2	2	4	6	19	13
3	3	6	12	20	11
4	4	8	20	21	9
				17	$\frac{48}{4} = 12$

P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>	P <sub>7</sub>	P <sub>8</sub>	P <sub>9</sub>	P <sub>10</sub>	P <sub>11</sub>	P <sub>12</sub>	P <sub>13</sub>	P <sub>14</sub>	P <sub>15</sub>	P <sub>16</sub>	P <sub>17</sub>	
0	1	2	3	4	7	8	9	10	11	12	13	14	15	16	17		

P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>
18	15	20	21

Avg TAT = 17  
Avg WT = 12

Grade 2006

P.NO	AT	BT	CT	TAT
1	0	2	12	12
2	0	4	11	13
3	0	8	14	14

What is Avg TAT using LRTF? Avg TAT = 13

Q:

P <sub>3</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	
0	4	5	6	7	8	9	10	11	12	13	14

## CPU Time, I/O Time Concept :-

(Ready)      (Running)


(Wait)

Life cycle	Sequence
CPUTime	1) CPU V
I/O time	2) I/O V
CPUTime	3) CPU, I/O, I/O
	4) I/O, CPU, I/O V
	5) CPU, CPU, I/O X

P.NO	AT	Execution Time		
		CPU time	I/O time	CPU time
1	0	10	20	20
2	1	20	40	80
3	2	30	60	80

What is the completion times of processes P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub> using SRTF algorithm?


- NOTE:
- 1) The process first spends CPU time followed by I/O time and followed by CPU Time again.
  - 2) I/O of the processes can be overlapped as much as possible.



P.No	CT
1	5
2	13
3	22

Execution Time				
P.NO	AT	I/O time	CPU time	I/O time
1	0	4	15	6
2	0	8	28	6
3	0	12	42	6


SRTF



Q28 P-81 (WB)

Execution Time

P.No	AT	IT	CPU	IT
P1	0	2	IT 23	1
P2	0	4	IT 13	2
P3	0	6	IT 21	3



$$\therefore \text{CPU idle} = \frac{5}{47} \times 100 = 10.6$$

Execution Time

P.No	AT	CPU Time	IT Time	Completion Time
1	0	8/20	8/80	20
2	3	20	20/18/19/20	20
3	7	8/5	0	0
4	25	8/5	2	1

using SRTF

SRTF

P1	P1	P2	P3	P1	P3	P4	1-8
0	3	5	7	10	12	17	25 29

Processes: P1, P2, P3, P4

P4	P2	P4	P4	P4
25	29	31	36	38 29

Processes: P2, P4

Arr.

P.No	CT
P1	12
P2	31
P3	17
P4	39

→ Priority Based Scheduling

Criteria: Priority

Mode: Non-preemptive

Priority	P.No	AT	BT
2	1	0	2
4	2	1	3
3	3	2	6
6	4	3	8
8 [H]	5	4	9

8 - highest

2 - lowest

P <sub>1</sub>	P <sub>2</sub>	P <sub>5</sub>	P <sub>4</sub>	P <sub>3</sub>
0	2	5	14	22

P-N <sub>o</sub>	C <sub>T</sub>	TAT	WT
1	2	2	0
2	5	4	1
3	28	26	20
4	22	19	11
5	14	10	1

$$\text{avg TAT} = \frac{33}{5} = 6.6$$

$$= \frac{61}{5} = 12.2$$

NOTE: if the priorities of the processes are matching then schedule the process which has lowest AT.

Priority	P-N <sub>o</sub>	AT	BT	C <sub>T</sub>	TAT	WT
4	1+	5	6	14	15	9
[H] ← 7	2+	6	3	9	3	0
6	3+	3	4	13	10	6
6	4+	2	2	6	4	2
[L] ← 1	5+	1	3	4	3	0
3	6+	2	2	21	19	17

$$\text{avg TAT} = \frac{54}{6} = 9$$

$$\text{avg WT} = \frac{34}{6} = 5.6$$

## Priority Based Scheduling

Criteria : Priority

Mode : preemptive

Q	Priority	P-N <sub>o</sub>	AT	BT	C <sub>T</sub>	TAT	WT
Low	2	1	1	32	22	21	18
	3	2	2	4	15	13	9
	3	3	2	5	20	18	13
	5	4	3	2	12	9	7
	8	5	4	1	5	1	0
High	9	6	5	6	11	6	0

$$\text{avg TAT} = \frac{68}{6} = 11.33$$

$$\text{avg WT} = \frac{47}{6} = 7.83$$

8.ii

	P <sub>1</sub>	P <sub>2</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>	P <sub>4</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>1</sub>
	0	2	3	4	5	6	11	12	13

Q	Priority	P-N <sub>o</sub>	AT	BT	C <sub>T</sub>	TAT	WT
1	2	1	1	8	47	46	38
	3	2x	2	76	32	30	25
	5	3x	3	78	26	23	15
	2	4x	0	87	39	39	30
	6	5x	4	65	19	15	9
[H]	7	6x	5	9	14	9	0


$$\text{TAT} = \frac{162}{6} = 27 \quad \text{WT} = \frac{115}{6} = 19.16$$

8.ii

	P <sub>4</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>5</sub>	P <sub>6</sub>	P <sub>5</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>4</sub>	P <sub>1</sub>
	0	1	2	3	4	5	14	19	26	32	39

7/29 P-81 (WB)


P.No	A.T	CPU	T.O	CPU	T.O
P1	0	10	90	10	90
P2	0	10	90	10	90



b) SRTF  $\rightarrow$  same as F(FFS)

c) R.R T.O = 5 ms

P1 P2 P1 P2



c) Same as F(FFS)

13/11/17

### Highest Response Ratio Next (HRRN)

Criteria: Response Ratio

Mode: Non-preemptive

$$\text{Response Ratio} = \frac{W+S}{S}$$


Here we consider WT wrt to current time.

W: waiting time  
S: service time (di)  
Burst time

NOTE: The above algorithm favours the shorter jobs and limits the waiting time of longer jobs.

P.N.O	A.T	B.T	C.T	TAT	WT
1	0	3	3	3	0
2	2	6	9	7	1
3	4	4	13	9	5
4	6	5	20	14	9
5	8	2	15	7	5

Avg TAT = 8  $\leftarrow 40/5$   
Avg WT = 4  $\leftarrow 20/5$



$$P_3 \text{ RR} = \frac{5+4}{4} = 2.25$$

$$P_4 \text{ RR} = \frac{3+5}{5} = 1.6$$

$$P_5 \text{ RR} = \frac{1+2}{2} = 1.5$$


$$P_4 = \frac{7+5}{5} = 2.4$$

$$P_5 = \frac{5+2}{2} = 3.5$$

P.N.O	AT	BT	CT	TAT	WT
1	1	2	3	2	0
2	4	6	10	6	0
3	5	3	14	9	6
4	6	5	19	13	8
5	8	1	11	3	2

$$\text{avg TAT} = \frac{33}{5} = 6.6$$


$$\text{avg WT} = \frac{16}{5} = 3.2$$



$$\text{I) } P_3 = \frac{5+3}{5} = 2.67 \quad P_4 = \frac{4+5}{5} = 1.8 \quad P_5 = \frac{2+4}{5} = 3$$

$$\text{II) } P_3 = \frac{6+3}{3} = 3 \quad P_4 = \frac{5+5}{3} = 2$$

### Multilevel Queue Scheduling



- Depending on the priority of the process in which particular ready queue the process has to be placed will be decided.

→ The high priority process will be placed in the top level ready queue and low priority process will be placed in the bottom level R.Q.

→ Only after completion of all the processes from the top level ready queue further level R.Q. processes will be scheduled.

→ If this is the strategy followed then the processes which are placed in the bottom level ready queue will suffer from starvation.

### Starvation

The indefinite waiting of the process is called as starvation.

NOTE: To avoid the problem of starvation the concept of ageing will be used.


### Ageing

If WT of a process increased than priority of the process will be increased.

If the age of a process is increased by increasing the priority the process will definitely get a chance to


to execute and starvation problem will be avoided.

### Multi Level Feedback Queue Scheduling



In the above algorithm every process will definitely get a chance to execute for some amount of time and still there is a possibility of starvation.

Q8 P-7y (WB)



Level 3 queue process will execute completely.

Q	P No	AT	BT	CT
1	0	2		2
2	1	3		5
3	2	6		11
4	3	9		19
5	4	7		26
6	5	4		30

What is Throughput of the system using FCFS?

Q	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>
0	2	5	11	13	26	30

$$\text{Throughput} = \frac{\# \text{ of processes}}{\max(\text{CT}) - \min(\text{AT})} = \frac{6}{30-0} = \frac{6}{30} = 0.2$$

Q	P-N.O	AT	BT
1	3	2	
2	9	9	
3	12	8	
4	2	3	
5	15	9	
6	3	1	

Q	P <sub>4</sub>	P <sub>1</sub>	P <sub>6</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>5</sub>
0	2	5	7	8	9	18

$$\text{Throughput} = \frac{6}{35-2} = \frac{6}{33} = 0.18 = 18\%$$

$$\text{Schedule Length} = \text{Max}(CT) - \text{Min}(AT)$$

Algorithm	Starvation
1. FCFS	No
2. NP-SJF	Yes
3. PSRTF	Yes
4. RR	No
5. NP-LJF	Yes
6. LRFT	No
7. NP-Priority	Yes
8. Pre-Priority	Yes
9. HRRN	No
10. MLQ	Yes
11. MLFQ	Yes

NOTE: Majority of the operating systems practically implement RR & Round Robin Scheduling


Ex. Windows, Linux, Unix etc.

## Synchronization Checking Technique (last class)

### 1) Checking Progress


Strict Alternation

Process P<sub>0</sub>P<sub>1</sub>  
Progress X




Peterson's algo

Process P<sub>0</sub>P<sub>1</sub>  
Progress ↓



TSL min

Process P<sub>0</sub>P<sub>1</sub>  
Progress ✓



Let P<sub>0</sub> enter into CS, when it comes out, again make P<sub>0</sub> go into CS without giving chance to P<sub>1</sub>.


Note: We can apply the above technique only after checking for deadlock.

Subject of short


## Synchronization

Text book - Modern O.S by Tanenbaum

processes are categorized into 2 types:-



If the execution of one process affects or is affected by other processes, then these processes are said to be cooperative processes, otherwise they are said to be independent processes.



(cooperative)

P<sub>1</sub> || P<sub>2</sub>

Independent

## Understanding Synchronization


1. The problem arises by not having synchronization b/w the processes
2. Conditions to be followed to achieve synchronization
3. The solutions (Wrong and write)

# Problems Arises by NOT Having Synchronization Between the processes.

### ① Consumer Producer Problem

$$N = 8$$

$$\text{Count} = 3 \leq 4$$



```

Void Count = 0
Void producer(Void)
{
    int item;
    While (true)
    {
        producer-item (item)
        While (Count == N);
        Buffer [in] = item
        in = (in + 1) mod N
        Count = Count + 1;
    }
}

Void consumer(Void)
{
    int itemc
    While (true)
    {
        While (Count == 0);
        Buffer [out] = item = Buffer [out]
        out = (out + 1) mod N
        Count = Count - 1;
        process - item (itemc)
    }
}

```

I. Load Rp, m[Count]  
II. INCR Rp  
III. Store m[Count], Rp

I. Load Rc, m[Count]  
II. DEC Rc  
III. Store m[Count], Rc

"in" is a variable used by the producer to identify the next empty slot in the buffer.

"out" is a variable used by the consumer to identify from where it has to consume the item.

"Count" is a variable used to by both producer and consumer to identify no. of items present in the buffer at any point of time.

#### Shared Resource

1. Count variable

2. Buffer

Conditions to be followed

1. When the buffer is full, producer is not allowed to produce the item into the buffer.

2. When the buffer is empty, consumer is not allowed to consume the item from the buffer.

#### Analysis

##### Universal Assumption

The running process can get preempted at any point of time after completion of the COUNT instruction.


$It_{max} = A$   
 $It_{min} = X$   
 $P - I \quad R_p [3]$   
 $P - II \rightarrow \text{preempt}$   
 $C \rightarrow I \quad R_c [3]$   
 $C - II$   
 $C - III \quad [82]$   


---

 $P - III \quad [24]$

### Inconsistency Problem

The producer & consumer are not properly synchronized, while sharing common variable count. Hence it is leading to the problem of inconsistency.



Enter-File → respective process register

- I. load  $R_i, m[i]$  → file name
- II. store  $SD[R_i], "F-N"$
- III.  $IN[R_i]$
- IV. store  $m[i], R_i$


"in" is a variable used by all the processes to identify the next empty slot in the spooler directory.

"out" is a variable used by the printer to identify from where it has to print.


### Shared Resources

- 1) in variable
- 2) spooler directory

### Analysis



Here we have data loss problem.  
File given by  $P_1$  is overwritten by File of  $P_2$ .



## Loss of Data Problem

If the processes are not properly synchronized while sharing the common variable "m". Then it is leading to problem of loss data.

## Deadlock

If the processes are not properly synchronized while sharing the common resources (or) common variables then it is also possible for deadlock to occur.

## Definition

### 1. Critical Section (CS)

The portion of prg. text where shared variables (or) shared resources will be placed.

Eg: `COUNT = COUNT + 1;`

in Producer code ↑

### 2. Turn (critical section)

The portion of prg. text where the independent code of the processes will be placed.

### 3. Race Condition

The final value of any variable depends on the execution sequence of processes. This type of condition is called as race condition.

Count = 4

Count = 2

P - I

C - I

P - II

C - II

C - III

P - II

C - III

P - III

P - III

C - III

NOTE: To avoid the race condition only one process is allowed to enter into critical section.

## # The Conditions to be followed to achieve synchronization

### 1. Mutual Exclusion

- No two processes may be simultaneously present inside the critical section at any point of time.
- Only one process is allowed to enter into critical section at any point of time.

### 2. Progress

- No process running outside the critical section should block the other interested process from entering into critical section when critical section is free.
- If there is only one process trying to enter into critical section then it should be definitely allowed to enter into critical section.

→ If 2 or more processes are trying to enter into critical section then one process should be definitely allowed to enter into critical section.

### 3. Bounded Waiting

- No process should have to wait forever to enter into critical section.
- There should be a bound on getting chance to enter into critical section.
- Some process is indefinitely waiting to enter into critical section because critical section is always busy by some other process. This situation should not arise.
- If bounded waiting is not satisfied then it is possible for starvation.

### 4. No assumptions related to H/W and processor speed. (i.e. architectural neutral)

## # Solutions

### I. Software Type

- a) Lock Variables
- b) Strict alternation (or) Dekkers algorithm
- c) Petersons algorithm

### II Hardware Type

- a) TSL instruction set.
- ↳ Test and set lock

### III O.S Type

- a) Counting Semaphore
- b) Binary Semaphore

### IV Programming language compiler supported type

- a) Monitors

### I Software Type Solutions

#### a) Lock Variables

Entry Sections :- respective processor registers

I. Load Ri, m[lock]


II (MP Ri, #0)

III JNZ to Step I

IV Store m[lock], #1

V C.S

VI Store m[lock], #0



#### Analysis

$$\text{lock} = 0 \& 1$$

1. ME not satisfied

P<sub>1</sub> → I

P<sub>2</sub> → II

P<sub>3</sub> → III

P<sub>4</sub> → prompt

P<sub>2</sub> → I

P<sub>2</sub> → II

P<sub>2</sub> → III

P<sub>2</sub> → IV

P<sub>1</sub> → IV

P<sub>1</sub> → V

after preemption  
when process is resumed, it starts its own from next instn i.e. P<sub>1</sub> → IV

P<sub>1</sub> → IV  
P<sub>1</sub> → V

since both the processes were inside C.S

We have proved that both the processes  $P_1$  &  $P_2$  are entering into CS at the same time. Hence Mutual Exclusion is not satisfied. And the solution is bound to be incorrect.


### b) Strict Alteration (Ar) Dickins Algorithm

(process take "turn" to enter into CS)

This solution is valid only for 2 process.

#### Process "P<sub>0</sub>" code

```
While (True)
{
    non_CS();
    While (turn != 0);
    [CS]
    turn = 1;
}
```




#### Process "P<sub>1</sub>" code

```
While (true)
{
    non_CS();
    While (turn != 1);
    [CS]
    turn = 0;
}
```

#### Analysis

$$\text{Turn} = 0 \times 0$$



$P_1$

Although CS is empty but  $P_1$  can't enter bcz  $P_0$  is not interested to enter into CS and it is blocking  $P_1$  also. ME is satisfied

2. Progress is not satisfied

We have proved that progress is not satisfied and the solution is bound to be incorrect.

#### # Important Points

1. The presumption is just a temporary stop, the process will come back and continue the remaining execution.
2. If there is any possibility of solution becoming wrong by taking the presumption then consider the presumption.
3. If any solution is having deadlock then progress is not satisfied

(This P-Goal)

Q1S P-90 (WB)

$$\Delta S_1: S_1 = 1 \quad S_2 = 0$$

P<sub>1</sub>

1. While ( $S_1 == S_2$ );

[CS]

2.  $S_1 = S_2;$

I-Live

$$\begin{array}{l} P_1 \rightarrow 1 \\ P_2 \rightarrow 2 \end{array}$$

P<sub>2</sub>

1. While ( $S_1 != S_2$ );

[CS]

2.  $S_2 = \text{not}(S_1);$

1. ME is satisfied

I-Live

$$\begin{array}{l} P_1 \rightarrow 1 \\ R_1 \rightarrow 2 \end{array}$$

P<sub>1</sub> → 1

trap in while  
Hence even though CS is empty  
but P<sub>1</sub> can not Enter into  
CS. It has to wait for P<sub>2</sub>.  
but P<sub>2</sub> is not interested in going  
into CS.

Ans: option 4)

c) Peterson's Solution

It is a two process solution

# define N 2

# define TRUE 1

# define FALSE 0

int turn;

int interested[N];

void Enter-Region ( int process )

{

1. int other;

2. other = 1 - process;

3. interested [process] = TRUE

4. turn = process

5. While ( turn == process && interested [other] = = TRUE );

}

CS

void Leave-Region ( int process )

{

6. interested [process] = FALSE

}

initially

interested [0] = FALSE

interested [1] = FALSE

Process



Process 0      Process 1

"Turn" is a shared variable used by both the processes  $P_0$  and  $P_1$

### Analysis ①


initially

interested [0] = FALSE TRUE

interested [1] = FALSE TRUE

Turn = 0 1

Process $P_0$	Process $P_1$
Other = 1	Other = 0



Hence Progress is satisfied.

### Analysis ④

$P_0 \rightarrow 1$

$P_0 \rightarrow 2$

$P_0 \rightarrow 3$

$P_0 \rightarrow 4$

$P_0 \rightarrow 5$

$P_0 \rightarrow \boxed{CS}$

→ prompt

$P_0 \rightarrow 6$

→ Now  $P_0$  try to enter into CS again

$P_0 \rightarrow 1$

$P_0 \rightarrow 2$

$P_0 \rightarrow 3$

$P_0 \rightarrow 4$

$P_0 \rightarrow 5$

→ trap in while loop

$P_1 \rightarrow 1$

$P_1 \rightarrow 2$

$P_1 \rightarrow 3$

$P_1 \rightarrow 4$

$P_1 \rightarrow 5$

→ trap in while loop

↓ continue

We can clearly see that, only after  $P_1$  goes to CS, then only  $P_0$  can go to CS.

Hence bounded waiting is satisfied.

We have proved all the 3 conditions

are satisfied in the above solution and the solution is bound to be correct.

To check

- i) ME →  $P_0$  enter into CS, now try to make  $P_1$  enter into CS.
- ii) Progress → make both the process enter into CS simultaneously.
- iii) Bounded Wait →  $P_0$  enter into CS,  $P_1$  try to enter,  $P_0$  again try to enter into CS continuously.

Hence ME is satisfied.  
at any point of time only 1 process present inside CS

- Analysis ③
- |  |   |
|--|---|
| $P_0 \rightarrow 1$                          | $P_1 \rightarrow 1$                         |
| $P_0 \rightarrow 2$                          | $P_1 \rightarrow 2$                         |
| $P_0 \rightarrow 3$                          | $P_1 \rightarrow 3$                         |
| $P_0 \rightarrow 4$                          | $P_1 \rightarrow 4$                         |
| $P_0 \rightarrow 5 \rightarrow \text{False}$ | $P_1 \rightarrow 5 \rightarrow \text{Trap}$ |

II

2.  $P_0$  try again bcz CS is Empty

$P_0 \rightarrow 1$

$P_0 \rightarrow 2$

$P_0 \rightarrow 3$

$P_0 \rightarrow 4$

$P_0 \rightarrow 5 - \text{False}$

$P_0 \rightarrow 6$

$\boxed{CS}$


1. Now  $P_1$  is not interested to go in CS

Q. Assume that both the processes  $P_0$  &  $P_1$  are trying to enter into critical section at same time, then which process will enter into C.S.?

- a) The process which executes Stmt 2 first
- b) " " " Stmt 3 first
- c) " " " " 4 first
- d) We can't say anything.

Which ever process sets flag variable first enters into C.S. first

- Sol:
1. Init Other
  2. Other =  $\text{process} - 1$
  3. Interested [process] = TRUE  $\leq P_0$
  4. turn = process  $\leq P_0$
  5. While (turn == process & & interested [other] == TRUE)




### a) TSL (Test and Set Lock) $\leftarrow$ H/w Type Solution

#### TSL register flag

Copies the current value of flag into register and stores the value of '1' into flag in a single atomic cycle without any presumption

#### Entry Section

- I. TSL R1, m[flag]
- II. CMP R0, #0
- III. JNZ to Step I
- IV.  $\boxed{C.S.}$
- V. Store m[flag], #0



Analysis ① R1      Flag = 0/1

- $P_1 \rightarrow I$   $\boxed{0}$   
 $P_1 \rightarrow II$   
 $P_1 \rightarrow III$

$\boxed{C.S.}$   $\xrightarrow{\text{P1}} \text{P1 prompt}$  Flag = 1


- $P_2 \rightarrow I$   $\boxed{1}$   
 $P_2 \rightarrow II$   
 $P_2 \rightarrow III$

Hence ME satisfied

Analysis ②


$P_2 \rightarrow I$	$\boxed{0}$	Flag = 0
$P_2 \rightarrow I$	$\boxed{1}$	Flag = 1
$P_3 \rightarrow III$		
$\boxed{C.S.}$	$\xrightarrow{\text{P1}}$	P1 prompt
$P_1 \rightarrow I$	$\boxed{1}$	Flag = 1
$P_1 \rightarrow I$	$\boxed{0}$	Flag = 0
$P_1 \rightarrow III$		

### Analysis ③





Hence progress is guaranteed.

### Analysis ④



Now  $P_3$  try to Enter into CS again



Hence we can see that

Bounded Wait is not satisfied.  
 $P_2$  is unlucky process which can't enter into CS bcz CS is always busy by other processes

hence it will starve.

Even though if we use Round Robin algorithm bounded wait is not satisfied.

Ready Queue  $P_1 P_2 P_3 P_4 P_5 P_2 P_6 P_7 P_8$

$P_1$  starts exec, enters into CS but got preempted bcz CS is not released. Hence their TQ expires and they try again by the time  $P_2$  TQ expires  $P_4$  &  $P_5$  arrives. Hence when  $P_1$  again gets chance it executes completely and releases CS, and now  $P_4$  enters into CS and not  $P_2$ .

NOTE: i) If some process is in the critical section then all other processes which are trying to enter into CS will be repeatedly checking for I, II, III mon's.


ii) These processes are busy in checking those mons and waiting to enter into CS. This is called **Busy Waiting**

iii) With the busy waiting they are wasting the CPU cycles (time). **Busy waiting** is also called **Spin lock**


iv) To avoid busy waiting problem concept of Semaphore will be used.

Solutions	M'E	Progress	bounded waiting
1) Lock variable	X	X	X
2) Strict alternation (a) Dekker's algorithm	✓	X	X
3) Peterson's algorithm	✓	✓	✓
4) TSL inst register flag	✓	✓	X

14/9/18




Solution :-



## # Operating System Type of Soln

### 1) Semaphore

Semaphore is an integer variable used by various processes in a mutual exclusive manner to achieve synchronization ie one by one. The improper usage of semaphore will also give the wrong results.



The 2 different opn are performed on the Semaphore Variable

- 1) Down(); also called wait(); (W) or P();
- 2) Up(); or signal(); or V() or release();

### (Counting Semaphore) :-

Down (Semaphore S)

```
{  
    S.value = S.value - 1;  
    if (S.value < 0) {  
        block the process and place its PCB in  
        the starvation suspended list[];  
    }  
}
```

Up( Semaphore S)

```
{  
    S.value = S.value + 1  
    if (S.value <= 0)  
        {  
            If select a process from  
            suspended list and wakeup();  
        }  
}
```

NOTE: i) After performing down opn if the process is getting suspended then it is called as unsuccessful down opn.

ii) If it is unsuccessful down opn then the process will not continue further exec in the code.

iii) After performing down opn if the process is not getting suspended then it is called as successful down opn.

iv) If it is successful down opn then the only process will continue further exec in the code

v) the value of the counting semaphore indicates no. of successful down opn we can perform

vii) down opn on the waiting semaphore will be successful only if the initial value of semaphore

is  $S \geq 1$

viii) There is no unsuccessful "Up" opn, and "Up" opn is always successful.

viii) The process performing "Up" opn will definitely continue further exec in the code

Q Consider a system where the initial value of the counting semaphore  $S = +13$ . The various semaphore ops like

12 P, 15 V, 7 P, 8 V, 2 P, 5 V

are performed. Then what is the final value of counting semaphore.

Ans: 20

$$S = 13 \xrightarrow{15V} 18 \xrightarrow{8V} 17 \xrightarrow{12P} 15 \xrightarrow{7P} 18 - 15 = 20$$

Eg:  $\rightarrow +1$

NOTE The -ve value of counting semaphore indicates no. of processes blocked (ie in the suspended list)

Eg:

$$S = + + \emptyset - x - 2$$

P <sub>1</sub>	I <sub>2</sub>	B <sub>3</sub>
P	P	P
V	X	X

Grade 2016 (2M)

Q) Consider a system which has counting semaphore variable S. The various semaphore op's like

20 P, 12 V, are performed.

Then what is the initially largest initial value of semaphore S, so that 1 process will remain in the blocked state.

Sol:

$$\begin{cases} x + 20 - 12 = -1 \\ x + 11 - 20 = \\ x = -9 \end{cases} \quad \begin{cases} x - 20 + 12 = -1 \\ x = 19 - 12 \\ x = +7 \end{cases}$$

Let x be initial semaphore value.

### Binary Semaphore

Down (Semaphore S)

```
{ if (S.value == 1)
    {
        S.value = 0;
    }
    else
    {
        block the process and place
        its PCB in the suspend list();
    }
}
```

Up (Semaphore S)

```
{ if (S.suspended list() is Empty)
    S.value = 1;
else
{
    select a process from suspended
    list and wake up();
}
}
```

NOTE: i) After performing down opn, if the process is getting suspended then it is called as 'unsuccessful' down opn

- ii) If it is unsuccessful down opn then process will not continue further exec in the code.
- iii) After performing down opn if the process is not getting suspended then it is called as successful down opn.
- iv) If it is successful down opn then only process will continue further exec in the code.
- v) Down opn on a binary semaphore will be successful only if the initial value of semaphore  $S = +1$
- vi) There is no unsuccessful "Up" opn and "Up" opn is always successful.
- vii) The process performing "Up" opn will definitely continue further exec in the code.

$$S = \{ \emptyset, 1, 0 \}$$

$P_1$	$P_2$	$P_3$	$P_4$	$P_5$	$P_6$	$P_7$
P	P	P	V	V	V	V
✓	X					

S.L

$(P_2) (P_3)$

Imp  
Q22 P-91 (WB)

Sol:  $S = 1$

GP, 14V, 6I, 8V, 3P, 2V

$$\begin{array}{r} = 0 \\ S = 1 \end{array} \quad \begin{array}{r} X \end{array} \quad \begin{array}{r} 0 \\ \hline 8 \end{array}$$

Important Points :-

- Variable Value will have its own suspended list.
1. Every semaphore Value will have its own suspended list.
  2. The down and up opn are atomic.
  3. If more than 1 process is in the suspended list then every time when we perform 1 up opn, 1 process will wake up from suspended list and that is based on First In First Out.
  4. If 2 or more processes are in the suspended list and there is no other process to wake up these processes then those processes are said to be involved in the deadlock.

Q Each process  $P_i$  ( $i=1$  to  $9$ ) executes the following code

```
While(true)
{
    1 P(mutex);
    [CS]
    2 V(mutex);
}
```


The process " $P_9$ " executes the following code

While (TRUE)	$\xrightarrow{1} \text{P}$	$\xrightarrow{2} \text{V}$	$\xrightarrow{3} \text{P}$
{	$\xrightarrow{1} \text{P}$	$\xrightarrow{2} \text{V}$	$\xrightarrow{3} \text{V}$
	$\boxed{1} \text{ CS}$	$\boxed{2} \text{ CS}$	$\boxed{3} \text{ CS}$

What is the maximum no. of processes that may present inside the critical section at any point of time?

NOTE: Initial value of binary semaphore mutex =  
a) 2 b) 3 c) 9 d) 10 e) 1

Ans:



$P_1 - 1 | P_{10} - 1 | P_2 - 1 | P_{10} - 2 | P_3 - 1 | P_{10} - 1 | P_4 - 1 | P_{10} - 2 |$   
 $P_{10} - 3$

follow similar pattern.  $P_{10}$  brings 2 processes at a time inside CS.

Q Consider two concurrent processes 'P' and 'Q' executing their respective codes.

Process "P" code

```
While (True)
{
    W: _____
    V: _____
    print('0');
    print('1');
    X: _____
}
```

Process "Q" code

```
While (True)
{
    Y: _____
    Z: _____
    print('1');
    print('0');
}
```

What should be the binary semaphore operations in  $W, X, Y, Z$  and what must be initial values of binary semaphores "J" and "T" in order to get print O/P always 0011001100.....

- a)  $W = P(J), X = V(J), Y = P(T), Z = V(T), J = T = 1$   
b)  $W = P(J), X = V(T), Y = P(J), Z = V(T), S = 1, T = 1$   
c)  ~~$W = P(S), X = V(T), Y = P(T), Z = V(T), S = 1, T = 1$~~

- $$W = P(T), \quad X = V(T), \quad Y = P(S), \quad Z = V(S) \quad S=1, T=0$$

~~$W = P(S), \quad X = V(T), \quad Y = P(T), \quad Z = V(S) \quad S=1, T=0$~~

$$Sol: (1) \zeta = 1 - T > 0$$

$$\begin{array}{ll} w : M(T) & y = p(j) \\ x : V(T) & z = v(j) \end{array}$$

d)  $S = 1$        $T = 0$        $\rightarrow$  here initial  $T$  value is 0  
 $w = P(j)$        $y = P(T)$       hence opp will never  
 $x = V(T)$        $z = V(j)$       start from "11001100";  
 $\Delta$  here we have strict alternation

10

Q. Which of the following will ensure that, the O/p string will never contain the substring of the form  $O^{m_0}O^{m_1}$  or  $O^{n_1}O^{n_2}$ , where 'n' is odd ?.

- a)  $w = P(s)$ ,  $x = V(s)$ ,  $y = P(T)$ ,  $z = V(T)$ ,  $s \neq T \neq 1$

b)  $w = P(s)$ ,  $x = V(T)$ ,  $y = P(T)$ ,  $z = V(s)$ ,  $s \neq T \neq 1$

c)  ~~$w = P(s)$ ,  $x = V(s)$ ,  $y = P(s)$ ,  $z = V(s)$ ,  $s \neq 1$~~

d)  $w = P(T)$ ,  $x = V(s)$ ,  $y = P(s)$ ,  $z = V(T)$ ,  $s \neq T \neq 1$

$$\begin{array}{l} \text{for } x \in W_2 P(T) \\ \quad x = V(S) \end{array} \quad \begin{array}{l} y \in P(S) \\ z = V(T) \end{array} \quad S = T^{\perp}$$

$$\begin{array}{ll} \text{(d)} \quad w = P(s) & y = P(s) \\ x = V(s) & z = V(s) \end{array}$$

$I \rightarrow P$  00110011 0L 11001100 0 000000  
01111111

⑥ 17 P-50 (WB)

Ex:  $S_x = S_y = 1$  deadlock - when both processes are suspended  
 none can proceed..

$$d) \quad \begin{matrix} p(s_x) & p(s_x) \\ p(s_y) & p(s_y) \end{matrix}$$

When  $V(S_x) \rightarrow$  the suspended list of  $S_x$  is not empty, hence it will wake  $P_2$  up.  
 Now  $P_2$  will start from  $L_4 : P(S_y)$  i.e next line next Stmt

QII P-90 (WB)

821: J - (use)

<u>I-case</u>	$p_0 \rightarrow 1$	$p_1 \rightarrow 1$	$p_0 \rightarrow 1$	$p_2 \rightarrow 1$	$p_0 \rightarrow 1$
	$p_0 \rightarrow 2$	$p_1 \rightarrow 2$	$p_0 \rightarrow 2$	$p_2 \rightarrow 2$	$p_0 \rightarrow 2$
	$p_0 \rightarrow 3$	$p_1 \rightarrow 3$	$p_0 \rightarrow 3$	$p_2 \rightarrow 3$	$p_0 \rightarrow 3$
	$p_0 \rightarrow 4$	$p_1 \rightarrow 4$	$p_0 \rightarrow 4$	$p_2 \rightarrow 4$	$p_0 \rightarrow 4$
O		O		O	
	$p_0 p_1 p_2 p_3 p_4$				

T case


$P_0$	$P_1$	$P_2$	$P_3$	$P_4$
initially				
$S_0 = \emptyset$	$S_1 = \emptyset$	$S_2 = \emptyset$	$S_3 = \emptyset$	$S_4 = \emptyset$
$P_0 \rightarrow 1$	$P_1 \rightarrow 1$	$P_2 \rightarrow 1$	$P_3 \rightarrow 1$	$P_4 \rightarrow 1$
$P_0 \rightarrow 2$	$P_1 \rightarrow 2$	$P_2 \rightarrow 2$	$P_3 \rightarrow 2$	$P_4 \rightarrow 2$
$P_0 \rightarrow 3$			$P_3 \rightarrow 3$	
$P_0 \rightarrow 4$			$P_3 \rightarrow 4$	
				$P_0 P_1 P_2 P_3$

15/9/18

## Classical Problems of IPC

↳ Inter Process Communication

### 1. Producer Consumer with Semaphore



Semaphore mutex = 1;  
Semaphore Empty = N;  
Semaphore Full = 0;  
Void Producer ( void )  
{  
    int itmp;  
    While ( True )  
    {  
        Produce-item ( itmp );  
        down ( Empty )  
        down ( mutex )  
        Buffer [in] = itmp  
    }  
}

Buffer [in] = itmp  
in = (in+1) mod N  
Up ( mutex )  
Up ( Full )

Void Consumer ( void )

{  
    int item;  
    While ( TRUE )  
    {  
        down ( Full );  
        down ( mutex );  
        item = Buffer [out];  
        out = (out+1) mod N;  
        Up ( mutex )  
        Up ( Empty )  
        process-item ( item );  
    }  
}

"mutex" is binary semaphore used by the producer and consumer to access the buffer in a mutual Exclusive manner.

"Empty" is counting semaphore variable represents no. of slots empty in the buffer at any point of time .

"Full" is a counting semaphore variable represents no of slots full in buffer at any point of time .

a) What happens if we interchange down(Empty) & down(Mutex) in the Producer code.

- a) No problem the system still works correctly.
- b) Both producer & consumer will access the buffer at the same time.
- c) Some of the items produced by the producer will be lost.
- d) It is possible for deadlock.

P	C
1) 1 down(Mutex)	1) down(Full)
2) down(Empty)	2) down(Mutex)
3) Up(mutex)	3) Up(mutex)
4) Up(Full)	4) Up(Empty)

If  $\text{Empty} = 0$  &  $\text{Full} = N$  (ie when buffer is full)

$P \rightarrow 1$	$\text{Mutex} = X0$
<hr/>	
$C \rightarrow 1$	$\text{Full} = N-1$
<hr/>	
$C \rightarrow 2 \leftarrow \text{suspnd}$	$\text{Mutex} = \emptyset - 1$

both the producer & consumer are in suspended list and there is no other process to wake them up. Hence they are in deadlock.

(Q) What happens if you interchange Up(mutex) &

a) Up(Full) in the producer code?

P	C
1) 1 down(Empty)	1) down(Full)
2) down(mutex)	2) down(mutex)
⋮	⋮
3) up(Full)	3) Up(mutex)
4) Up(mutex)	4) Up(down)

Initially  $\text{Empty} = N$ ,  $\text{Full} = 0$  (ie Empty buffer)

$P \rightarrow 1$     $\text{Empty} = N-1$   
 $P \rightarrow 2$     $\text{Mutex} = X0$

$P \rightarrow 3 \xrightarrow{\text{preempt}}$   
 $C \rightarrow 1$     $\text{Full} = X0$

$C \rightarrow 2 \leftarrow \text{suspnd}$

$P \rightarrow 4 \xrightarrow{\text{resume}}$   
 $P \rightarrow 4$     $\text{Mutex} = \emptyset - 1$     $\text{wakeup consumer}$

$C \rightarrow 3 \xrightarrow{\text{Mutex} = X1}$

(Q) What happens if you interchange

d) i) down(mutex) & down(full) in consumer deadlock

a) ii) Up(mutex) & Up(Empty) in consumer


P	C
1) 1 down(Empty)	1) down(mutex)
2) down(mutex)	2) down(Full)
⋮	⋮
3) Up(mutex)	3) Up(mutex)
4) Up(Full)	4) Up(down)

Assume initially empty buffer  
 $\text{Empty} = N$     $\text{Full} = 0$     $\text{Mutex} = 1$

$C \rightarrow 1 \xrightarrow{\text{preempt}}$   
 $P \rightarrow 1$   
 $P \rightarrow 2 \leftarrow \text{suspnd}$  in suspend list of mutex  
 $C \rightarrow 2 \leftarrow \text{suspnd}$  in (suspend list)  
of Full

No prob both works fine

## 2. Readers Writers Problem



```

int nc = 0
Semaphore mutex = 1;
Semaphore db = 1;
void Reader(void)
{
    while (true)
    {
        1. down (mutex)
        2. nc = nc + 1
        3. if (nc == 1) down (db)
        4. Up(mutex)

        D.B

        5. down (mutex)
        6. nc = nc - 1
        7. if (nc == 0) Up(db);
        8. Up(mutex)
        process-item (item)
    }
}
    
```

```

Void writer (void)
{
    while (true)
    {
        1. down (db)
        D.B
        2. Up (db)
    }
}
    
```

4 Conditions to be followed

- 1)  $R \rightarrow W \times$
- 2)  $R \rightarrow R \checkmark$
- 3)  $W \rightarrow R \times$
- 4)  $W \rightarrow W \times$


→ "nc" is integer variable represents readers count. (ie no. of readers present in the database at any point of time).

→ "mutex" is binary semaphore used by the readers in a mutual exclusive manner.

→ "db" is a binary semaphore variable used by Readers and Writers in a mutual exclusive manner.

### Analysis ①


$nc = 0 \times 2$   
 $mutex = 1 \times 1$   
 $db = 1 \times 0$  → writer gets suspended due to unsuccessful down on db



1.  $R \rightarrow W \times$  satisfied

2.  $R \rightarrow R \checkmark$  satisfied

Analysis ②



3. W → RX satisfied  
4. W → RWX satisfied

Q. What happens if we interchange

i) down(mutex) & nc = nc+1 in Readers code.

a) No problem the ASN still works correctly.

b) multiple Readers are not allowed into db

c) Both reader and writer will enter into DB at the same time.

d) It is possible for deadlock.

R<sub>1</sub> → 1 nc = 0 |  
↓ prewpt

R<sub>2</sub> → 1 nc = X | 2

R<sub>2</sub> → 2

R<sub>2</sub> → 3

R<sub>2</sub> → 4

DB

→ R<sub>1</sub> releases  
R<sub>1</sub> → 2 mutex = X | 0

R<sub>2</sub> → 3

R<sub>2</sub> → 4 mutex = 0 | 1

DA

W<sub>1</sub> → 1 db = 0 | 1  
↓ D.B.

Hence R<sub>1</sub>, R<sub>2</sub> & W<sub>1</sub> are

simultaneously present in DB.

Q. What happens if we interchange "if condition" and Up(mutex) in the Readers code?

- 8.1: 1. down(mutex)  
2. nc = nc+1  
3. Up(mutex)  
4. If (nc = 1) Up(1)

Ans: option c)

nc = 0	nc = X   1
R <sub>1</sub> → 1	mutex = X   0
R <sub>1</sub> → 2	db = 1
R <sub>1</sub> → 3	↓ prompt

R <sub>2</sub> → 1	nc = X   2
R <sub>2</sub> → 2	mutex = X   0
R <sub>2</sub> → 3	db = 1
R <sub>2</sub> → 4	↓ prompt

W <sub>1</sub> → 1	db = X   0
↓ DB	

R <sub>1</sub> → Enter DB	R <sub>1</sub>   D <sub>1</sub>
R <sub>2</sub> → Enter in DB	R <sub>2</sub>   D <sub>2</sub>
DB	

Q. What happens if we interchange ~~down(mutex)~~ & nc = nc-1 in the Readers code? If (nc = 0) Up(db)

8.2: 1, 2, 3, 4, '

↓ D.B.

1. down(mutex)

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 3	nc = 2	nc = 1

2. nc = nc - 1

3. Up(mutex)

4. If (nc = 0) Up(db)

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 2	nc = 1	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 1	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

R <sub>1</sub>   R <sub>2</sub>	R <sub>2</sub>   R <sub>3</sub>	R <sub>3</sub>
nc = 0	nc = 0	nc = 0

Time Q19 & 20 (WB) P-91

int R=0, W=0  
semaphore w mutex =1


1) void Reader(void)  
 {  
 L1: down (mutex);  
 if (W=0)  
 {  
 2) 1  
 goto L1;  
 }  
 else  
 {  
 3) R=R+1;  
 4) 2  
 }  
 [DB]  
 down (mutex);  
 R=R-1;  
 Up (mutex);  
 }  
 }  
 5) initially R=0, W=0  
 mutex = X0  
 R<sub>1</sub> → 4  
 option 6 & 7 are eliminated b/c R<sub>1</sub> can't perform down  
 on mutex b/c it will be suspended.  
 Hence 1 → must be Up (mutex)  
 2 → must be Up(mutex) to satisfy R=R  
 3 → W=1 or R>1 then W should wait

6) W<sub>1</sub> → 1  
 prompt ← W<sub>1</sub> → 3 mutex = X1  
 R<sub>1</sub> → 1 mutex = X0  
 R<sub>1</sub> → 3  
 R<sub>1</sub> → 4  
 [DB], W<sub>1</sub> resume → [DB].

Hence Reader & writer both simultaneously enter into CS

## Dining Philosophers Problem


N=5



void philosopher (int i) → philosopher no.

```
{
    while (TRUE)
    {
        thinking();
        take_fork(i); // take left fork
        take_fork((i+1)%N); // take right fork
        eat();
        put_fork(i); // put left fork back
        put_fork((i+1)%N); // put right fork back
    }
}
```

→ If all the philosophers are hungry at the same time then everybody will take their left fork first. And when they are trying to take their right fork then nobody will get their right fork. Then all the philosophers will wait for each other and they go into deadlock.



(Correct Solution)

```
#define N 5 → left philosopher
#define LEFT (i+N-1)%N → right philosopher.
#define RIGHT (i+1)%N
#define THINKING 0
#define HUNGRY 1
#define EATING 2

Semaphore mutex = 1;
Semaphore S[N]; // All S[i]'s are initialized to 0.

Init state[N]; // An array to keep track of everyone's state
Void Philosopher (int i) → philosopher no.
{
    While (TRUE)
    {
        take_forks(i);
        eat();
        Put_forks(i);
    }
}
```

```
void take_forks(int i)
{
    down(mutex);
    state[i] = HUNGRY;
    test(i);
    Up(mutex);
}
down(S[i]);
```

↓ control the philosopher

void test (int i)

```
{ if (state[i] == HUNGRY &&
    state[LEFT] != EATING &&
    state[RIGHT] != EATING)
{
    state[i] = EATING;
    Up(S[i]);
}
```

```
void put_forks (int i)
{
    down(mutex);
    state[i] = THINKING;
    test(LEFT);
    test(RIGHT);
    Up(mutex);
}
```

**Note - Even though deadlock is avoided still starvation may be present, there might be a philosopher who never gets a chance to eat because an individual philosopher is allowed to eat repeatedly.**

"mutex" is binary semaphore used by the philosophers in the mutual exclusive manner.

"S[N]" is an array of binary semaphore, initially all the assigned to 0.

"state[N]" is an integer array used to keep track of every philosopher's state. Initially all philosophers will be in the thinking state.

Analysis :-

mutex = 101

$P_0 = T$	<del>SP035=0</del>	$S[0] = 0$
$P_1 = T$		$S[1] = 0$
$P_2 = \cancel{T} H E$		$S[2] = 0 \times 0$
$P_3 = T$		$S[3] = 0$
$P_4 = T$		$S[4] = 0$

Q Assume that philosopher  $P_1$  &  $P_3$  are in the eating state. Then philosopher  $P_2$  is also trying to go into eating state then which statement in the above code is controlling the philosopher?

- a) down(mutex)
- b) If condition
- c) test function
- d) down( $S[i]$ )

Ans:-

$P_0 = T$   
 $P_1 = E$   
 $P_2 = \cancel{T} H$   
 $P_3 = E$   
 $P_4 = T$

mutex = 101  
~~SP035=1~~  
 $S[1] = 1$       Suspended  
 $S[2] = 0 \times 0$

Q What happens if we interchange up(mutex) & down( $S[i]$ ) in take\_forks()

- a) No problem, the program still works correctly.
- b) More than 2 philosophers can go into eating state at the same time.

c) It is possible for dead lock

d) None of the above

sol:- Assume 2 philosophers are eating

mutex = 0

$P_0 = T$	$S[0] = 0$
$P_1 = E$	$S[1] = 0$
$P_2 = \cancel{T} H$	$S[2] = 0 \times P_2 \text{ suspended}$
$P_3 = E$	$S[3] = 0$
$P_4 = T$	$S[4] = 0$

Suspension  
down in  
mutex in  
put\_forks()

Q When  $P_1$  and  $P_3$  are in the eating state then if the philosopher  $P_2$  is trying to go into eating state then it will be suspended. Then how the philosopher  $P_2$  will come back to eating state?

sol:- When  $P_1$  &  $P_3$  finished eating put both the forks down in any order and return to thinking.

Ques

Let  $P[0] \dots P[4]$  be the processes and  $m[0] \dots m[4]$  be the binary semaphores mutexes, all initialized to 1. Each process  $P_i$  executes the following code.

```

Wait (m[i])
Wait (m[i+1] mod 4);
C.S
Signal (m[i]);
Signal (m[i+1] mod 4);


```

Consider the below stmts

- I. M-E is satisfied
- II. M-E is NOT satisfied
- III. It is possible for deadlock

Which of the following above are True?

- a) only I
- b) only II
- c) only I, II
- d) only I, III




## Monitors (Never Asked in gate)

Monitors is programming language compiler support type of soln to achieve synchronization.

Monitors is collection of variables, condition variables and procedures combine together in a special kind of module (or) package.

The processes running outside the monitor can not directly access the internal variables of the monitor but however they can be called procedures of monitor. (call)

monitors has an important property that only 1 process can be active inside the monitor at any point of time.



### Condition Variables

`(Condition x,y);`

The 2 different opn are performed on the condition variables of the monitor.

- 1) `Wait();`
- 2) `Signal();`


Wait();

`x.wait();` (or) `wait(x);`

The process performing `wait()` opn on any condition variable will be suspended. And suspended process will be placed in the Block Queue of respective condition variable.

Signal();

`x.signal();` (or) `signal(x);`



### monitor producer-consumer

```
{  
    int count = 0;  
    condition Empty, Full;  
    procedure Enter-item  
    {  
        if (count == N) Wait (Full);  
        Enter (item);  
        count = count + 1;  
        if (count == 1) Signal (Empty);  
    }  
}
```

### procedure Remove-item

```
{  
    if (count == 0) Wait (Empty);  
    Remove (item);  
    count = count - 1;  
    if (count == N-1) Signal (Full);  
}
```

### procedure producer

```
{  
    int itemp;  
    while (true)  
    {  
        produce-item (itemp);  
        producer-consumer. Enter-item;  
    }  
}
```

### procedure consumer


```
{  
    int item;  
    while (true)  
    {  
        producer-consumer. Remove-item;  
        process-item (item);  
    }  
}
```

**NOTE:** Even though we are using count variable there will not be any inconsistency because inside the monitor only 1 process can be active at any point of time.

### Concurrent Programming

$S_1 : a = b + c ; \quad \text{ReadSet} = \{b, c, e, f, g, d, h\}$   
 $S_2 : d = e * f ; \quad \text{WriteSet} = \{a, d, g, h\}$   
 $S_3 : g = a / d ;$   
 $S_4 : h = g * i ;$

### Precedence Graph



### NOTE:

1) Any 2 stmts  $s_i$  and  $s_j$  can be executed concurrently (or) parallelly if they are following the below conditions.

$$i) R(s_i) \cap W(s_j) = \emptyset$$

$$ii) W(s_i) \cap R(s_j) = \emptyset$$

$$iii) W(s_i) \cap W(s_j) = \emptyset$$







2) The real concurrent programming is possible only on the multiprocessor system.


3) The Concurrent word has different meanings

#### Concurrent

- They can execute concurrently (or) parallelly
- They don't have any dependency
- Any one can start first.


4) The concurrent program will be written by using





$S_1$ :  
 pur begin  
 begin  
 $S_2$ : par begin  
 $S_5$ ,  
 $S_6$   
 pur end  
 end  
 $S_3$ :  
 begin  
 $S_7$ ,  
 $S_8$ ,  
 $S_9$   
 par end  
 $S_{10}$ :  
 end;  
 $S_4$ :  
 pur end;  
 $S_{11}$

**NOTE:** It is not possible to write the concurrent program by using par begin and par end for all the precedence graphs. But it is very much possible with the help of semaphore Operations




$S_1$ :  
 pur begin  
 begin  $S_1$ , par begin  $V(a)$ ,  $V(b)$ , par end, end;  
 begin  $P(a)$ ,  $S_2$ ,  $V(c)$ , end;  
 begin  $P(b)$ ,  $S_3$ ,  $V(d)$ , end;  
 begin  $P(c)$ ,  $S_4$ , par begin  $V(e)$ ,  $V(f)$ , par end, end;  
 begin  $P(e)$ ,  $S_7$ ,  $V(g)$ , end;  
 begin  $P(d)$ ,  $P(f)$ ,  $S_6$ ,  $V(h)$ , end;  
 begin  $P(g)$ ,  $P(h)$ ,  $S_7$  end;  
 par end

All the binary semaphore variables  $a, b, c, d, e, f, g, h$  are initialized to 0.

$a$   
 $b$   
 $c$   
 $d$   
 $e$   
 $f$   
 $g$   
 $h$

$a$   
 $b$   
 $c$   
 $d$   
 $e$   
 $f$   
 $g$   
 $h$



pw

```

par begin
begin S1 par begin V(a); V(b) par end end
begin P(c), S2, par begin V(c); V(d) par end end
begin P(b) S3 V(e) end
begin P(c) S4 par begin V(f); V(g) par end end
begin P(d) S5 V(h) end
begin P(f) S6 V(i) end
begin P(g) P(e); S7 V(j) end
begin P(i) P(j); S8 end

```

Q int x=0, y=0;

Par begin

```

begin P1
1 x=1
2 y=y+x;
end

```

```

begin P2
1 y=2;
2 x=x+3;
end

```

Par end

What can be the final values  
of "x" and "y" after  
completion of the above  
concurrent program?

I x=1, y=2

II x=1, y=3

III x=4, y=6

Which of the following claims are possible

a) Only I, II

b) Only II, III

c) Only I, III

d) All I, II, III

for P <sub>1</sub> → 1	x = 0	P <sub>2</sub> → 1	y = 0
P <sub>2</sub> → 1	y = 0	P <sub>2</sub> → 2	y = 0
P <sub>2</sub> → 2	x = 0	P <sub>1</sub> → 1	x = 8
P <sub>1</sub> → 2	y = 0	P <sub>1</sub> → 2	y = 2
III x=4, y=6			II x=1 y=3

Q25 P-92 (WB) initially  $S=2$   $x=0$

Op	X	W	Y	Z
1 $P(S)$		$P(S)$	$P(S)$	$P(S)$
2 $x = x+1$	$x = x+1$		$y = x-2$	$z = z-2$
3 $V(S)$		$V(S)$	$V(S)$	$V(S)$

①  $x \rightarrow 1$   
②  $x \rightarrow 2$   
prompt  $\xrightarrow{ }$  ③  $x = \emptyset \rightarrow -4$  ④  $x \rightarrow 2$   
⑤  $y \rightarrow 1$   
⑥  $y \rightarrow 2$   
⑦  $y \rightarrow 3$   
 $\max \text{ value of } x = +2$

	X	Y	Z
① $x \rightarrow 1$		$P(S)$	$P(S)$
② $x \rightarrow 2$		$P(S)$	$P(S)$
③ $x = \emptyset \rightarrow -4$			
④ $x \rightarrow 2$			
⑤ $y \rightarrow 1$	$z \rightarrow 1$	$x \rightarrow 3$	$w \rightarrow 1$
⑥ $y \rightarrow 2$	$z \rightarrow 2$		$w \rightarrow 2$
⑦ $y \rightarrow 3$	$z \rightarrow 3$		$w \rightarrow 3$

W	X	Y	Z
$P(S);$	$P(S);$	$P(S);$	$P(S)$
I. load $R_w, m[x]$	I. load $R_y, m[x]$	I. load $R_z, m[x]$	
II INCR, $R_w$	II DECR, $R_y$	II DECR, $R_z$	
III Store $m[x], R_w$	III Store $m[x], R_y$	III Store $m[x], R_z$	
$V(S);$	$V(S)$	$V(S)$	$V(S)$

minimum value of  $y = -4$

① $y \rightarrow 1$	⑤ $z \rightarrow 1$	② $x \rightarrow 1$	③ $w \rightarrow 1$	④ $y \rightarrow 3$
$y \rightarrow 2$	$z \rightarrow 2$	$x \rightarrow 2$	$w \rightarrow 2$	

$S = ZX\emptyset$

$y = \emptyset XZ - 2 - 4$  minimum value of  $y = -4$

Q26 Consider the following concurrent program

```
int count = 0;
void tally()
{
    int i;
    for (i=1; i<=5; i++)
        count = count + 1;
}
```

par main()


```
{ par begin
    tally() → P1
    tally() → P2
}
```

par end

What can be the minimum final value of count after completion of the above both the functions of tally()

NOTE:  $count = count + 1;$  will execute in "3" instructions like load, increment, and then store.

Ans: 2



(Count = 0, X, Y, S, 1, 2)

P<sub>1</sub>: I 1st iteration R<sub>1</sub>  
P<sub>1</sub>: II 2nd Iteration [S]  
→ preempt


P<sub>2</sub>: I, 2, 3, 4  
→ preempt  
P<sub>1</sub>: III 3rd iteration

P<sub>2</sub>: 5th iteration → I  
P<sub>2</sub>: 5th iteration → II  
P<sub>1</sub>: 2 3 4 5 iterations  
P<sub>2</sub>: 5th iteration → III


### Dead locks

Dg: 2 or more processes are waiting on some event to happen which never happens then those processes are said to be involved in a deadlock.

### Basics of deadlocks



### Resource with instances



[R<sub>1</sub>:] 2 instances of resource "R<sub>2</sub>"

Requesting Edge  
i) process P<sub>1</sub> is requesting for 1 instance of resource R<sub>1</sub>

ii) process P<sub>2</sub> is requesting for 2 instances of R<sub>2</sub>.

### Allocation Edge

1 instance of resource R<sub>1</sub> is allocated to process P<sub>1</sub>.



2 instances of resource  $R_2$   
are allocated to process  $P_2$ .

NOTE: The resource request and resource allocation will be represented by using resource allocation graph.

$$R.A.G = G(V, E)$$

processes  
resources

Requesting,  
allocating


### The resource request / release life cycle

- i) The process will make a request for the resource.
- ii) O.S clearly validates the request of the process.
- iii) If the request made by the process is valid then O.S will check for the availability of resource.
- iv) If the resource is freely available then it will be allocated to the process otherwise the process has to wait.


v) If all the resources required for the start of each are allocated then the process will go into exec.

\* vi) Once exec of the process is completed then it will release all the resource.

Eg:




deadlock exists in the R.A.G.



No deadlock exists in the R.A.G.

- Q. Consider a system which has  $n$  processes and 6 tape drives. Each process requires 2 tape drives to complete their exec. Then what is max value of  $n$  which ensures deadlock free exec?

a) 2      b) 3      c) 4      d) 5



(Q) Consider a system which has 3 processes and each process requires 2 resources to complete their exec. What is minimum no of resources required to ensure deadlock free exec.

Sol:

P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	n = 4
1	1	1	

(Q) Consider a system which has n processes and 6 resources. Each process requires 3 resources to complete their exec. Then what is the maximum value of n which ensures deadlock free exec.

Sol:

P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	2 × n = 6
2	2	2	$n=3 \leftarrow$ causing deadlock

max n = 2

(Q) Consider a system which has 3 processes P<sub>1</sub>, P<sub>2</sub> & P<sub>3</sub>. The peak demand of each process is 5, 9, 13 respectively for the resource R. Then what is min no of resources required to ensure deadlock free exec.

Sol: P<sub>1</sub>    P<sub>2</sub>    P<sub>3</sub>  
5        9        13 = 25

~~(Q2)~~ P - S+ (WB)

Sol: P<sub>1</sub>    P<sub>2</sub>    P<sub>3</sub>    P<sub>4</sub>    R = 20  
4        3        7        x = 3  
 $3 + 2 + 6 + x - 1 = 20$

x = 3

max demand of P<sub>4</sub> = 2 → P<sub>4</sub> should get all the resources so that it can execute and avoid deadlock

P<sub>1</sub>    P<sub>2</sub>    P<sub>3</sub>    P<sub>4</sub>  
4        3        7        x  
3        2        6        x     $20 - 11 = 9$

Concept: To 1 process give all the resources and to remaining processes give less than what required.

1) Necessary Condition: The deadlock may be possible or may not be possible

2) Sufficient Condition: The deadlock never possible  
 ↳ The least upper bound which satisfies the condition is called as sufficient condition.

P - 97  
Q 13

Given:  $P_1 P_2 P_3 \dots P_n$        $R = m$

$\sum_{i=1}^n s_i \leq R$

$s_1 s_2 s_3 \dots s_{n-1}$

$$(s_1 + s_2 + \dots + s_n) - n \leq m$$

$$s_1 + s_2 + \dots + s_n \leq m + n$$

$$\sum_{i=1}^n s_i < m + n$$


(Q13) - P - 96

Given:  $P_1 P_2 P_3 \dots P_n$        $\sum_{i=1}^n x_i = R$

$x_1 x_2 x_3 \dots x_n$

$$p \neq r \quad y_p = y_r = 0$$

b)  $x_p + x_q \geq \max y_k \quad k \neq p, q$



$$y_o = 2 \quad y_o < 2$$

$$y_p = 1 \quad y_p = 0$$

$$y_q = 2 \quad y_q < 0$$

$$y_r = 2 \quad y_r = 3$$

$$y_p = y_q = 0$$

### Concept of deadlocks

- 1) Deadlock characteristics
- 2) Deadlock prevention
- 3) Deadlock avoidance
- 4) Deadlock Detection
- 5) Deadlock Recovery


## Deadlock Characteristics (Behaviour of deadlock)

### 1. Mutual Exclusion

- The resource has to be allocated to only 1 process (or) it is freely available
- There should be a 1 to 1 relationship b/w the resource and the process

### 2. Hold And Wait

- The process is holding the resource and waiting on some other resource simultaneously.




### 3) No preemption

→ The resource has to be voluntarily released released by the process after completion of task.

→ It is not allowed to forcefully preempt the resource from the process.

### 4) Circular Wait

→ The processes are circularly waiting on each other for the resources.





NOTE:

If all the above 4 conditions are existing simultaneously in the system then definitely there exists a deadlock.

## Deadlock Prevention

### 1. Mutual Exclusion


→ It is not possible to dis-satisfy the mutual exclusion always because of sharable and non-sharable resources.




### 2) Hold And Wait

→ To dis-satisfy Hold and Wait

i) Allocate all the resources required by the process b4 start of exec.



ii) The process should release all the existing resources by making new request



If the above condition is followed to dis-satisfy hold and wait then it is possible for the processes to go into starvation

### 3) NO Preemption

Let The process "P<sub>1</sub>" is requesting for Resource "R"

if the resource R<sub>1</sub> is free then  
it will be allocated to  
process P<sub>1</sub>

if the resource R<sub>1</sub> is not  
free and it is allocated to  
some other process P<sub>2</sub>

if the process P<sub>2</sub> is in the exec  
then the process P<sub>1</sub> has to  
wait

if the process P<sub>2</sub> is not in the exec & it  
is waiting on some other  
resource R<sub>2</sub> then prompt



Resource R<sub>1</sub> from process P<sub>2</sub> and allocate it to process P<sub>1</sub>

#### 4. Circular Wait

To disallow circular wait

i) Resources will be assigned with unique numerical numbers.

ii) The process can request for the resource only in the "increasing (or) decreasing" order of enumeration (numbering)



#### Deadlock Avoidance

Deadlock avoidance is implemented by using Banker's Algorithm

	Max Need	Current Allocation	Current Available	Remaining Need
	A B C	A B C	A B C	A B C
$P_0$	7 5 3	0 1 0	3 3 2	7 4 3
$P_1$	3 2 2	2 0 0	5 3 2	1 2 2
$P_2$	5 0 2	3 0 2	7 5 3	0 1 1
$P_3$	2 2 2	2 1 1	10 5 5	4 3 1
$P_4$	4 3 3	0 0 2	7 2 4	10 5 7

total available resources  $\rightarrow A_1 B_1 C_1$   
 $A \downarrow B \downarrow C \downarrow$   
 $10 \quad 5 \quad 7$   
processes  $\rightarrow P_0 P_1 P_2 P_3 P_4$


$$\text{Remaining} = \text{max need} - \text{current alloc}$$

$$\text{Available, total resources} = \begin{matrix} A & B & C \\ 3 & 3 & 2 \end{matrix}$$

$$\text{out of}$$

$$\text{Current} = \text{total avail} - \text{current alloc}$$

Safe Sequence  
 $P_1, P_3, P_5, P_2, P_4$



1. If we can satisfy the remaining need of all the processes with the current available resource then the system is said to be in the safe state otherwise system is said to be in the unsafe state.
2. If the system is in the unsafe state then it is possible for the deadlock. ~~to~~
3. The order in which we satisfy the remaining need of all the processes is called as safe sequence.
4. The safe sequence may not be unique, there can be multiple safe sequences.
5. The unsafe state purely depends on the behaviour of the processes.

\* 6. The deadlock avoidance is less restrictive than deadlock prevention


7. Each and every time when the process is requesting for any resource the bankers algorithm is implemented to identify whether the system is in the safe state or in unsafe state.
8. If the system is in the safe state then the request of the process will be granted and if the system is in the unsafe state then the request of the process will be denied and the deadlock will be avoided.

Q2 P-95			max	alloc	avail	num	
Req:			A B C	A B C	A B C	A B C	
	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>
	6 5 4	3 4 2	1 0 4	3 2 5	0 3 4	4 3 1	6 2 0
					2 1 2		1 3 0
					0 0 2		1 0 2
					1 2 1		2 0 4

↳ P<sub>1</sub> 4 3 1      6 4 3 we can satisfy P<sub>0</sub> also & P<sub>1</sub> also  
 2 1 2            P<sub>1</sub> P<sub>2</sub> P<sub>3</sub> ] both are safe sequence  
 6 4 3            P<sub>1</sub> P<sub>2</sub> P<sub>3</sub> P<sub>0</sub> ] both are safe sequence

## Deadlock Detection

i) The resources are of single instance type



1) If all the resources are of single instance type then cycle in resource allocation graph is necessary & sufficient for occurring of deadlock

2) If all the resources are not of single instance type then cycle in the R.A.G is just a necessary condition but not sufficient condition for occurring of deadlock

ii) Resources are of multiple instance type


	Current allocation	Current available	Remaining need
P <sub>0</sub>	A B C 0 1 0	A B C 0 0 0	A B C 0 0 0 → P <sub>0</sub>
P <sub>1</sub>	2 0 0	0 1 0	2 0 2 → P <sub>1</sub>
P <sub>2</sub>	3 0 3	3 1 3	0 0 0 → P <sub>2</sub>
P <sub>3</sub>	2 1 1	5 1 3	1 0 0 → P <sub>3</sub>
P <sub>4</sub>	0 0 2	7 2 4	0 0 2 → P <sub>4</sub>
		7 2 4	

P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>, P<sub>4</sub>

NOTE: What happens if the process P<sub>2</sub> is requesting for additional resources of P<sub>2</sub> → (0, 0, 1)

0 0 0 (old)  
0 0 1 (new)  
0 0 1 (latest)

	Current allocation	Current available	Remaining need
	A B C	A B C	A B C
P <sub>0</sub>	0 1 0	0 0 0	0 0 0 → P <sub>0</sub>
P <sub>1</sub>	2 0 0	0 1 0	2 0 2 → P <sub>1</sub>
P <sub>2</sub>	3 0 3	↑	0 0 1 → P <sub>2</sub>
P <sub>3</sub>	2 1 1	<u>Unsat</u> <u>We can't</u> <u>satisfy P<sub>2</sub></u>	1 0 0 → P <sub>3</sub>
P <sub>4</sub>	0 0 2	(0, 0, 1)	0 0 2 → P <sub>4</sub>



## Deadlock Recovery


i) killing the process.

a) kill all the processes which are involved in the deadlock.


b) kill one after the other

→ low priority will be killed first


→ based on % of process completion



→ based on no. of resources process is holding



→ no. of resources the process is requesting



## 2) Resource Preemption

→ resources will be preempted from the processes which are involved in the deadlock and the preempted resources will be allocated to some other processes so that there is a possibility to recover system from deadlock

→ If the above condition is followed then there may be a possibility for a process to go into starvation


## 3) O Strich Algorithm

→ ignore the deadlock

## Threads

Def: The light weight process

- # instruction are less
- # context is less




## Advantages of Threads

### i) Responsiveness

If the process is divided into multiple threads then if one thread has completed the exec then immediately op will be responded. The response will be faster compare to the response of the process.

### ii) Faster Context Switching




The CS time b/w threads will be very less compared to CS time b/w processes. bcz the threads will have less context compared to the processes.


### 3. Effective Utilization of multi processor system

If the process is divided into multiple threads then different threads can be scheduled on to different processors so that process exec will be faster.

### 4. Resource Sharing



Single threaded process



Multi-threaded process.

→ The resources like code, data (global variables), files, Heap & memory will be shared among all the threads within the process. but stacks and registers can not be shared and every thread will have its own stacks and registers.

### 5) Enhanced throughput of the system

If the process is divided into multiple threads and if you consider one thread as one job then no. of jobs completed per unit time will increase. And throughput of the system will be enhanced.

### 6) Economical

The implementation of threads does not require any cost and there are various programming lang. API's which support implementation of threads.

Eg: JAVA API

Threads are further categorized into 2 types

i) User Level Threads

ii) Kernel Level Threads

#### User Level Threads

1. User level threads are implemented by User (or) programmer
2. O.S. does not know about user level threads, it views user level thread as a process only. O.S. can not recognize user level threads.
3. If one user-level thread is performing blocking system call, then the entire process will go into block state.
4. User-level threads are designed as dependent threads.
5. Implementation of user-level threads is easy.

#### Kernel Level Threads

1. Kernel Level Threads are implemented by O.S.
2. Kernel-level threads are recognized by O.S.
3. If one kernel level thread is performing blocking system call then another thread will continue the exec.
4. Kernel-level threads are designed as independent threads.
5. Implementation of kernel-level threads is complicated.

- i) User level threads will have less context.
- ii) No H/W support required for user level threads.

- iii) Kernel level threads will have more context.
- iv) Scheduling of kernel-level threads require H/W support.

**NOTE:** Granular "GRANULAR" scheduling is used in the threads.

## I/O Operations

I/O of the processes is categorized into 2 types

- i) Synchronous I/O
- ii) Asynchronous I/O

### ii) Synchronous I/O

- In synchronous I/O the process performing I/O opn will be placed in the block state till the I/O opn is completed.
- Once I/O opn is completed an interrupt interrupt service routine (ISR) will be initiated which brings the process from block state to ready state.

ISR - Interrupt Service Routine

### iii) Asynchronous I/O

- In asynchronous I/O while initiating the I/O request "handler func" will be registered. All information regarding I/O opn is given to handler.
- The process is not placed in the blocked state and it continues to execute the remaining code after initiating the I/O request.
- Once the I/O operation is completed the signal mechanism is used to notify the process that the data is available and registered handler function will be asynchronously invoked.

## Memory Management


Text book - O.S by William Stallings

Main Memory | Primary memory | Physical Memory | RAM

functionality: Allocating and deallocating the memory to the process.


goal: The efficient utilization of memory by minimizing the internal and external fragmentation.

Memory is represented as



### Basics

$2^2 = 4$	$2^{10} = 1024 \approx 1k \approx 10^3 \approx 1k$
$2^3 = 8$	$2^{20} = 1M$
$2^4 = 16$	$2^{30} = 1G$
$2^5 = 32$	$2^{40} = 1T$
$2^6 = 64$	
$2^7 = 128$	
$2^8 = 256$	
$2^9 = 512$	



$$\text{Capacity of memory} = \# \text{ of words in memory} \times \text{Word size}$$

$$\text{Capacity} = 8 \times 2^{16} = 16B$$

Q Consider a system which has 512 GB and each word is having size of 128 bits then what is capacity of memory in bytes?

$$\text{Sol: Capacity} = 512 \text{ GB} \\ \rightarrow 512 \text{ GB} \times 128 \text{ bits } \frac{2^{30} \text{ bits}}{2^{10} \text{ bits}} \\ = 512 \text{ GB} \times 2^4 \\ = 8 \text{ TB}$$

Q Consider a system which has 64 MW and each word is having size of 48 bits then what is the capacity of memory in bytes?

$$\text{Ans: Capacity} = 64 \text{ M} \times \frac{48}{8} \\ = 384 \text{ MB}$$

Q Consider a system where 32 binary bits are used to represent all the words of the memory and each word is having size of 32 bits then what is the capacity of the memory in bytes

$$\text{Ans: Capacity} = 2^{32} \times 32 = 2^{34} = 16 \text{ GB}$$

### RAM chip Implementation

RAM chip size = 128 B

by using 128 B RAM chip organize Main memory capacity of 16 kB

a) # of RAM chips required


b) Draw Memory Organization map

c) What is the size of decoder required?

Ans: RAM chip size = 128 B


0	1	2	3	4	5	6	7
1							
2							
3							
4							
5							
6							
7							
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
127							

$$\text{a) } \# \text{ chips} = \frac{16 \text{ kB}}{128 \text{ B}} = 128$$



c) Decoder required to select rows

a) Draw the memory organization map with word size of memory is 16 bit.



16kB memory with word size 16 bits

Q RAM chip size = 256x1 bit

Organize the M-M capacity of 32 MB


$$\text{Ans. Q) } \# \text{ RAM chips} = \frac{32 \text{ MB} \times 1 \text{ B}}{256 \times 1 \text{ bit}} = \frac{2^{25} \times 8 \text{ bit}}{2^8 \times 1 \text{ bit}} = 2^17 \times 8 \text{ bit}$$

$$= 128 \text{ k} \times 8 \text{ bit}$$


$$= 2^{20} \text{ RAM chips required}$$

$$\approx 1 \text{ M RAM chips }$$

b) memory organization with word size of 8 bit  
8-bit




c) Decoder size =  $17 \times 2^17$  decoder  
16-bit




(a) RAM chip size =  $512 \times 2$

Organize the main memory capacity of 16MB

$$\text{Ans (a)} \quad \# \text{ RAM chips} = \frac{16 \text{ MB}}{512 \times 2} = \frac{2^{24} \times 8 \text{ bit}}{2^9 \times 2 \text{ bit}} = 2^{15} \times 4 \\ = 2^{17} = 128 \text{ K}$$



c) Decoder size =  $15 \times 2^{15}$




## Loading, Linking and Address Binding

### Loading :-

Bringing the program from secondary memory to main memory is called as loading.

### Linking :-

Establishing the linking b/w all the modules of the program (or) all the functions of the program in order to continue the program exec is called as linking.



Loading and Linking is further categorized into 2 types:-

- 1) Static
- 2) Dynamic

#### Static

- Loading the entire prg. into memory b4 start of prg. Execn. is called as static loading.
- Inefficient Utilization of memory.
- Prg. Execn will be faster.
- If the static loading is used, accordingly static linking will be applied.

#### Dynamic

- Loading the prg. into memory on demand is called as dynamic loading.
- Efficient Utilization of memory.
- Prg. Execn will be slower.
- If the dynamic loading is used, accordingly the dynamic linking will be applied.

#### Address Binding

P <sub>1</sub>	1
I <sub>1</sub> — 10	2
I <sub>2</sub> — 20	3
I <sub>3</sub> — 30	4
I <sub>4</sub> — 40	5
	6
	7

PL → 10  
↓ inc by 10 per step  
10, 20, 30, 40

memory

Def: Association of prg. instr's and data with to the actual physical memory locations is called as address binding.

It is categorized in 3 types

- 1) Compile time A-B
- 2) Load time A-B
- 3) Execution time A-B or Dynamic A-B

#### Compile Time Address Binding

If the compiler is responsible of performing address binding then it is called as compile time A-B.

- This type of A-B will be done by loading the prog. into memory.
- The compiler requires to interact with the O.S. with memory manager to perform address binding.

### Load Time Address Binding


- This type of A-B will be done after loading the prog. into memory.
- The Load time A-B will be done by O.S. Memory Manager (ie Loader)

### Execution Time (or) Dynamic Address Binding

- The A-B will be postponed even after loading the prog. into memory.
- The prog. will keep on changing the location in the memory till the time of prog exec.
- This type of A-B will be done by processor at the time of prog exec.


NOTE: Majority of the O.S. practically implements dynamic loading, dynamic linking & dynamic A-B.  
Ex:- Windows, Unix, Linux etc

### Memory Management Techniques



### Contiguous Memory Management Techniques

#### 1) Fixed Partition Scheme



- In the fixed partition scheme, memory is divided into fixed no. of partitions
- Fixed means no. of partitions are fixed in the memory
- In every partition only 1 process will be accommodated.
- The degree of multiprogramming is restricted by no. of partitions in the memory.
- Maximum size of the process is restricted by maximum size of the partitions
- Every partition is associated with "limit registers". Security is provided

Limit register:


- 1) Lower Limit : Starting address of partition
- 2) Upper Limit : Ending address of partition

Here In fixed partition we have problem of Internal fragmentation




### Variable Partition Scheme

Initially



- In the variable partition scheme, initially memory will be single continuous free block
- Whenever the request by the process arrive accordingly the partition will be made in the memory
- If the smaller process keep on coming then the larger partitions will be made in smaller partitions



To avoid the problem of external fragmentation  
the following techniques are used

### i) Compaction

- Moving all the process towards the top (or) towards the bottom to make the free available memory in a single continuous place is called compaction.
- Compaction is undesirable to implement bcz it interrupts all the running processes in the memory.

## # Implementing Non-Contiguous Memory Management Techniques

### Partition Allocation Methods

#### 1) First Fit :-

- Allocate the process in a partition which is first sufficient partition from top of the memory.

#### 2) Best fit :-

- Allocate the process in a partition which is smallest sufficient among free available partitions.

- To find out the smallest sufficient it requires to search all the free partitions in the memory.

#### 3) Worst fit :-

- Allocate the process in a partition which is largest sufficient among the free available partitions.


- To find out the largest sufficient it requires to search all the free partitions in the memory.

#### 4) Next fit :

- Next fit also works like fit first fit but it will search for the first sufficient partition from last allocation point.

Q Consider the following memory map

- i) First fit
- ii) Best fit
- iii) Worst fit
- iv) Next fit




- i) First fit : 22 kB
- ii) Best fit : 18 kB
- iii) Worst fit : 36 kB
- iv) Next fit : 2 kB

Q How many 8 successive request of 6 kB will be satisfied by using First fit assuming variable partition scheme.

- a) 17
- b) 18
- c) 19
- d) 20
- e) 21

Q Consider The following memory map



The request from the processes are 300 kB, 25 kB, 125 kB, 150 kB respectively.

The above results could be satisfied with ?  
(Assume variable partition scheme)

- a) Best fit but NOT first fit
- b) First fit but not Best fit
- c) Both First and Best fit
- d) Neither first nor Best fit

VM - Contiguous Memory Management Techniques

### 1) Paging

1) Logical Address space (LAS) (or) Virtual Address Space (VAS)

→ Represented in form of Words (or) Bytes

Ex: 512 kW (or) 512 kB

23 f

1) Logical Address (L.A) (or) Virtual Address (V.A)

→ Represented in the form of bits. Ex: 32-bit

2) Physical Address Space (P.A.S)

→ Represented in the form of words (or) Bytes.  
Ex: 32 kB (or) 32 kB

3) Physical Address (P.A)

→ Represented in the form of bits. Ex: 16-bit

assume word addressable  
Ex: 1) L.A = 27 bits  
L.A = 128 MB

Ex: 2) L.A.S = 32 kB  
L.A = 15 bits

assume byte addressable  
Ex: 3) P.A = 48 bits  
256 TB

Ex: 4) P.A.S = 16 GB  
= 34 bits

→ The technique of mapping (CPU generated)  
logical address to physical address is called  
as paging.

Assume L.A = 13 bits  
L.A.S =  $2^{13} = 8 \text{ kB}$

$$\begin{aligned} & \text{(assume word addressable)} \\ & \# \text{frames} = \frac{\text{P.A.S}}{\text{frame size}} \end{aligned}$$


P.A = 12 bits

P.A.S = 4 kB

$$\text{page size} = 1 \text{ kB} = \text{frame size}$$

$$\# \text{pages} = \frac{\text{L.A.S}}{\text{page size}}$$

$$\# \text{pages} = \frac{8 \text{ kB}}{1 \text{ kB}} = 8$$



→ The logical Address space (L.A.S) is divided into equal size pages.

→ The P.A.S is divided into equal size frames

→ Page size is always same as frame size

$$\text{page size} = \text{frame size}$$

→ Some of the pages of L.A.S will be brought into P.A.S

→ Whenever the paging is applied, the page table has to be maintained



→ # of entries in the PT is same as # of pages in L.A.S

$$\# \text{ P.T.E} = \# \text{ pages in L.A.S}$$

→ Page Table Entry (P.T.E) definitely contains frame number.

→ Page Table (P.T) is also called as Address Translation Table. And frame no. is also called as Translation bits.

→ page size = 1KB means page will have 1K words




II p = no. of bits required to represent pages of L.A.S  
(d)

page #

d = no. of bits required to represent page size  
(d)

word number of the page  
(d)

page offset




III f = no. of bits required to represent frames of P.A.S  
(d)

frame #

d = no. of bits required to represent frame size  
(d)

word no. of the frame  
(d)

frame offset



### Important Points (Crash)

- Whenever the process is created, paging will be applied on the process. and page table (P.T.) will be created and base address of page table will be stored in the P.C.B
- Paging is w.r.t every process and every process will have its own page table.
- Page tables of the processes will be stored in the main memory.
- There is no external fragmentation in the paging.
- The internal fragmentation exists in the last page and internal fragmentation in the paging is considered as  $\frac{P}{2}$ , where 'P' is page size means (half page)
- Maintaining the PT is considered as overhead for the system.  $\downarrow$  PT just contains mapping & there are no main

**NOTE:** Windows practically follows page size of 4KB  
 i) PTE definitely contains frame #, but some times along with frame #, it may also contain additional bits like :


1) Valid / Invalid bit or Present bit

2) Dirty bit or modified bit

3) Reference bits

4) Page protection bits

Page Table Entry



1) Valid / Invalid bit (or) Present bit

→ This bit is used to identify whether the page is available or not available in the main memory.

0 → not present

1 → present

2) Dirty bit (D) modified bit

→ This bit is used to identify whether the page is modified or not modified by the processor while accessing the page as part of the exec.

- 1 → modified by the processor  
0 → not modified by the processor

3) Reference bit

→ This bit is used to identify how many times page is referred by the processor while exec.

4) Page Protection (R) Permission bit

→ This bit is used for the protection and security from unauthorized access.

Q Consider a system which has L.A. of 27 bits & P.A. of 21 bits and memory is word addressable & page size is 4KB. Then calculate # pages & # frames.

$$\text{# pages} = \frac{2^{21}}{2^{12}} = 2^9 = 512$$

$$\text{# frames} = \frac{2^{21}}{2^{12}} = 2^5 = 32$$

Ques 95

File Systems

(a) Overhead for formatting a disk is 96 bytes for a 4000 byte sector find unformatted capacity of the disk

Given, no of surfaces : 8

Outer diameter of disk : 12 cm

Inner diameter of disk : 4 cm

Inner Inter track space : 0.1 mm

Number of sectors per track : 20

Sol:- no of tracks =  $\frac{\text{Recording width}}{\text{inner space b/w track}}$

$$\begin{aligned}\text{Recording width} &= \frac{(\text{Outer diameter} - \text{inner diameter})}{2} \\ &= \frac{(12 - 4)}{2} \\ &= 4 \text{ cm}\end{aligned}$$

$$\therefore \text{no of tracks} = \frac{4 \text{ cm}}{0.1 \text{ mm}} = 400 \text{ tracks}$$

Since unformatted disk space has been asked, so no 96 bytes in 4000 byte sector would be wasted.

$$\begin{aligned}\text{Unformatted capacity} &= S \times I \times \frac{S}{T} \times \frac{B}{\text{Sec}} \\ &= 8 \times 400 \times 20 \times 4000 \\ &= 256000000 \text{ Bytes} \\ &\approx 256 \text{ MB}\end{aligned}$$

b) Given, disk rotating speed = 3600 rpm

Find data transfer rate

$$3600 \text{ r} \longrightarrow 60 \text{ s}$$

$$1 \text{ r} \longrightarrow \frac{1}{60} \text{ s}$$

$$\frac{1}{60} \text{ s} \longrightarrow 1 \text{ track}$$

$\frac{1}{60} \text{ sec} \rightarrow 20 \times (4000 - 96)$ , overhead for formatting, time (I)  
 overhead for formatting, time (II)  
 1sec  $\rightarrow 20 \times 3914 \times 60$  bytes  
1sec  $\rightarrow 136968$  bytes

### Gate 2007

Maximum cardinality of the request set for so that head changes its direction after servicing every request if total no of tracks are 2048, and head can start from any track.

Request set  $\rightarrow 2^n - 1$

$$n = \{1, 3, 7, 15, 31, 63, 127, 255, 511, 1023, 2047\}$$

$\therefore$  no of tracks are 2048  $\therefore |n| = 11$

### Test

Given  $m$  frames

Length of page reference string is  $p$  with  $n$  distinct page numbers occurring in it.

Find upper bound & lower bound for any page replacement algorithm.

Worst case  $\rightarrow$  if  $m = 1$  i.e. we have 1 frame, then for every page reference, there will be a page fault.

So total length is "p" Upper bound is  $p$

Best case  $\rightarrow$  all the pages can be accommodated in reference string must be in  $m$  frames.

Minimum  $\rightarrow m$  ( $\because$  we have  $n$  distinct pages)

## FL - Basic 4

- TLB miss on a page fault requires exception mechanism
- TLB misses can be handled either in H/w or in S/w
- CPU scheduling criteria for performance evaluation
  - 1) CPU utilization and throughput
  - 2) TAT and WT
  - 3) Response Time
- blocking refers to operations that block further execution until that operation finishes.  
Non-blocking refers to code that doesn't block execution

User level threads are suitable for non-blocking threads means it require less I/O opn. b/c when user level thread are blocked all threads will be blocked.

Switching b/w user threads only require procedure calls & not context switching

- If deadlock is there then no progress
- If bounded waiting not there then there is possibility of starvation
- Monitor &
  - prevent multiple process from executing monitor code at the same time
  - uses condition variable
  - hide mutual exclusion details from calling function
  - Process can not access monitor's data from procedures declared outside monitor

- Round Robin scheduling ~~gives~~ always gives better performance compared to FCFS. → False (if TQ is very large)
- An advantage of System call is to provide an interface b/w ~~running~~ program & Operating system. → False (b/w prg & OS)
- In a system with Virtual memory Context switching includes extra overhead in switching of address space
- Hence VM increases context switching overhead
- ⇒ User-level threads switching does not require context switching
- Message passing in inter process communication requires Kernel support
- ⇒ A lock that uses busy waiting is called spin lock
- The set of pages that a process is currently using is called working set
- Loading the pages before letting processes run is called pre paging
- Unique behaviour of Optimal Page replacement algorithm

↳ Reference string - 1234512345

↳ worst case scenario for LRU & FIFO

↳ best case scenario for MRU

Reference string - 1234554321

↳ best case scenario for LRU & FIFO

↳ worst case scenario for MRU

by observing reference string, optimal converts itself into best possible page replacement algorithm

Schedulers

LTS is responsible for controlling degree of multiprogramming

STS is responsible for effective context switching

MTS is responsible for swapping

During context switching b/w 2 threads following values will be changed

i) Program Counter

ii) Stack pointer

### → Zombie process

A process becomes zombie process if for example when the parent process is available and it has not yet called `wait()`, then child process becomes zombie process.  
"but child has called `exit()`"

- A process which has finished the execution but still has entry in the process table to report to its parent process is known as zombie process
- A child process always first becomes a zombie by being removed from the process table

LRU, FIFO, optimal PRA all are static

Working set dynamic PRA.

→ Observe recent past, and make decision about nearest future. (i.e. recent past # which pages have been referred)

→ Dynamically allocate frames to process

→ Process preempt with working set = {1, 2, 3}, again when relocated, it will not use demand paging, it is loaded with

Some working set, it had by preemption.

- User level threads are scheduled by thread library, and kernel knows nothing about it.
- Scheduler process ~~can~~ does not interrupt running process
- In OS, inclusibility of operation means process can not be preempted.
- During context-switching from process A to B, operating system invalidates TLB so that TLB coincides with currently executing pgy.

## Test

```
for(i=1; i<=n; i++)
    fork();
```

$$\rightarrow \frac{\text{no of child process created}}{\text{no of new process created}} = 2^n - 1$$

$$\text{Capacity of FAT (File Allocation Table)} = \frac{\text{disk capacity}}{\text{block size}}$$


- Thrashing can be reduced by
  - i) decreasing degree of multiprogramming
  - ii) increasing RAM size
- Semaphores are used to synchronize critical resources to prevent contention
 

~~I did mistake —~~

I did mistake — Semaphores are used to synchronize critical resource to prevent deadlock

$s_1$   
 Par begin  
 Begin  
 $s_2, s_4$   
 End;  
 $s_3;$   
 Par end

Whatever is present b/w they execute concurrently



Q Consider a system where no of pages are 8K, and page size is 16KB. Memory is byte addressable and P.A is 22 bits. Then calculate L.A & no of frames.

$$\text{Sol: } L.A = \boxed{\begin{array}{|c|c|} \hline 13 & 14 \\ \hline p & d \\ \hline \end{array}} = 27 \text{ bit}$$

$$\# \text{frames} = \frac{16K \cdot 2^14}{2^8} = 2^{18}$$

$$P.A = \boxed{\begin{array}{|c|c|} \hline & 14 \\ \hline & 8 \\ \hline \end{array}} = 21 \text{ bit}$$

Q Consider a system which has L.A.S of 128 MW. And P.A is 24 bits. And memory is word addressable. The P.A.S is divided into 8K frames. Then what is the page size and how many pages in L.A.S.

$$\text{Sol: } \text{page size} = \frac{2^{24}}{2^{13}} = 2^{11} = 2 \text{ KW}$$

$$\# \text{pages} = \frac{2^{24}}{2^{11}} = 2^{13} = 8 \text{ K}$$

Q Consider a system which has L.A of 32-bits. And P.A.S = 64MB. Memory is Byte addressable and page size is 4KB. Then what is approx. size of Page Table in bytes.

$$\text{Sol: } \# \text{frames} = \frac{2^{32}}{2^{12}} = 2^{14} = 14\text{-bit for frame no.}$$

$$\# \text{pages} = \frac{2^{32}}{2^{12}} = 2^{20}. \quad PT \text{ size} = 2^{20} \times \frac{16L}{8} = 2M$$

$$\boxed{\text{Page Table Size} = \# \text{ of Entries} \times \text{Size of PTE}}$$

Q Consider a system having P.T with 4K entries and L.A is 29 bits. Then what is P.A if the system has 512 frames.

$$\text{Sol: } \text{page size} = \frac{2^{29}}{2^{12}} = 2^{17} = 128 \text{ KB}$$

$$P.A = \boxed{\begin{array}{|c|c|} \hline 13 & 14 \\ \hline \vdots & \text{fram} \\ \hline \alpha & \end{array}} = 26 \text{ bits}$$


Q40 P-103 (WB)

$$\text{Sol: } L.A.S = P.A.S = 2^{16} \text{ bytes}$$

$$P.S = 512 \text{ B}$$

$$\# \text{frames} = \frac{2^{16}}{2^9} = 2^7$$

$$P.T.E \text{ size} = 2B$$



Q (2M)

Consider a system which has L.A of 40 bits. And Page size = 16KB. And P.T.E size is 48 bits. Then memory is byte addressable. And P.T.E size is 48 bits. Then what is P.T size in Mega Bytes.

$$\text{Sol: } \# \text{Pages} = \frac{2^{40}}{2^{14}} = 2^{26}$$

$$PT \text{ size} = 2^{26} \times \frac{48}{8} = 64 \times 6 \text{ MB}$$

$$= 384 \text{ MB}$$

Q Consider a system which has  $L.A.S = P.A.S = 'S'$  Bytes and page size is ' $P$ ' Bytes and P.T.E size is " $e$ " Bytes. Memory is byte addressable. Then what is the optimal value of page by minimizing memory overhead of maintaining page table size and internal fragmentation in paging.

- a)  $P = \sqrt{2Se^2}$    b)  $P = \sqrt{2Se}$    c)  $\sqrt{2Se^2}$    d)  $\sqrt{2(Se)^2}$

$$L.A.S = P.A.S = S \quad P.e = P$$

$$P.T.E = e$$

$$\# \text{ pages} = \frac{S}{P} \quad P.T.E = \frac{S}{P} \times e + \frac{P}{2}$$

$$\text{overhead} \rightarrow f(P) = \frac{S}{P} \times e + \left(\frac{P}{2}\right) \xrightarrow{\text{internal fragmentation}} \leftarrow \text{minimum}$$

$$\frac{f'(P)}{f''P} = -\frac{Se}{P^2} + \frac{1}{2} = 0$$

$$\frac{Se}{P^2} = \frac{1}{2}$$

$$\sqrt{2Se} = P$$

$$\frac{f'(P)}{f''P} = -\frac{2Se}{P^3} > 0$$

$\therefore$  minimum exists at  $P = \sqrt{2Se}$

### Performance of Paging

- The main memory access time is " $m$ ".
- The page tables are stored in the main memory. Then the formula for effective Memory Access Time


$$E.M.A.T = 2m$$

→ The Translation Lookaside Buffer (TLB) is added to improve the performance of paging.

→ TLB is a H/W device implemented by using associative registers.

→ TLB contains frequently referred page tables and corresponding page frame numbers.

→ TLB access time is very less compare to main memory access time.



TLB access time =  $c$   
 TLB hit ratio =  $\chi$        $EMAT = c + (1-\chi)(m) + m$   
 TLB miss ratio =  $1-\chi$

Then formula for E.M.A.T

$$EMAT = \chi(c+m) + (1-\chi)(c+2m)$$

EMAT (LA  $\rightarrow$  PA) + access time from MM

18/1/19

- Q Consider a system where TLB access time is 2ns & M-M access time = 100ns. - TLB hit ratio is 95%. Then what is EMAT with TLB & without TLB

Sol. i) With TLB

$$\begin{aligned} EMAT &= (0.95)(2 + 100) + (0.05)(20 + 200) \\ &= 110 \times 0.95 + 0.05 \times 220 \\ &= 114 + 11 \\ &= 125 \text{ ns} \end{aligned}$$

Without TLB

$$EMAT = 2m = 2 \times 100 = 200 \text{ ns}$$

- Q How much Hit Ratio is required to reduce E.M.A.T from 300ns to without TLB to 250ns with TLB.  
 TLB access time is 60ns.

EMAT =  $c + (1-\chi)(m) + m$   
 access PT with misses  
 access MM to get the byte.

Sol.  $m = 150 \text{ ns}$

$$250 = \chi(60 + 150) + (1-\chi)(60 + 300)$$

$$250 = 210\chi + 360 - 360\chi$$

$$150\chi = 710$$

$$\chi = \frac{71}{15} = 0.733$$


Hit ratio is 73.3%

### Multilevel Paging


- Q Consider a system which has L.A of 32 bits and page size of 1-AS = 4KB and memory is word addressable and P.T.E size is 1W. Then what is P.T size.

Sol. # of Pages =  $\frac{2^{32}}{2^{12}} = 2^{20}$  Hence we need to go for multilevel paged

$$P.T \text{ size} = 2^{20} \times 1W = 1MW \quad \because P.T \text{ size} > \text{Page size}$$




→ To avoid the overhead of main memory large size PT in the MM the concept of multilevel paging will be used.




→ In the multi level paging, paging will be applied on the page table and instead of bringing the entire P.T. into memory The pages of P.T. will be brought into memory.

(Q) Consider a system with 2-level Paging applicable. The P.T has divided into  $2^k$  pages and Each page is having  $4^k$  Entries. The memory is word addressable. The P.A.S is  $64\text{ MW}$  which is divided into  $8^k$  frames. P.T.E size in both the levels is  $2\text{ W}$ . Then calculate

- i) Length of logical address?
  - ii) Length of Physical address?
  - iii) 1<sup>st</sup> Level P-T size?
  - iv) 2<sup>nd</sup> Level P-T size? (Page of P-T)



$$\# \text{ pay}^n = d = \frac{2^{16}}{2^3} = 2^{13}$$





$$\text{iii) P.T size } (10 \text{ mm}) = 2^h \times 2w = 2^{4kW}$$

$$\text{iv) P-T stage (low level)} = 4k \times 2w = 8kW$$

(Diss of PT)

Q Consider a system with 2-level Paging applicable.  
 The P.T is divided into 8k pages and each page is having 16k frames. Memory is Byte addressable. The P.A.S is 256 MB, which is divided into ~~64KB~~ frames. The page P.T.E size in both the levels is 32 bits. Thus calculate.

- i) Length of L.A
- ii) Length of P.A
- iii) 1<sup>st</sup> level P.T size
- iv) 2<sup>nd</sup> level P.T size (page of P.T)



iii) 1<sup>st</sup> level P.T size =  $2^{15} \times 32 = 2^{15} = 32\text{ KB}$

iv) 2<sup>nd</sup> level P.T size (page of P.T) =  $16\text{K} \times \frac{32}{8} = 64\text{K B}$

### Performance of 2-level Paging

→ The m:m access time is "m"


$$\text{MM A-T} = m$$

→ The P.T's are stored in the M.M, thus the formula for E.M.A.T

$$\text{E.M.A.T} = 3m$$

→ The TLB is added to improve the performance of paging.

→ The TLB contains frequently referred Page Numbers and corresponding frame no's.



→ TLB Access Time = 'c'

TLB Hit Ratio is 'x'

Then formula for E.M.A.T

$$E.M.A.T = x(c + m) + (1-x)(c + 3m)$$

For K-level Paging  $[c + [(1-x)(km)] + m]$

$$E.M.A.T = x(c + m) + (1-x)(c + (k+1)m)$$


$\downarrow$   
 $km + m$

### # Important Points:

- 1) In the multi-level paging, when the paging applied in the P.T's, the last P.T which we get is called as 1<sup>st</sup> level P.T.
- 2) In the multi-level paging, when the paging applied in the P.T's, then 1<sup>st</sup> level P.T entry will contain base address of 2<sup>nd</sup> level P.T (pages of P.T), 2<sup>nd</sup> level P.T entry will contain base address of pages of 3<sup>rd</sup> level P.T and so on. The final P.T entry will contain frame no. of actual page.

- 3) In the multi-level paging, when the paging applied in the P.T's, then whatever may be the levels of pages, all the P.T's (page of P.T) will be stored in the main memory.
- 4) In the multi-level paging, when the paging applied in the P.T's, then whatever may be the levels of paging, all the P.T.E's will contain frame no.
- 5) If the page size is not mentioned in the problem, then generally page size will be same in all the places. (levels)

The Page Tables are stored in the Main Memory




Q25 P-102 (WB)

$$\text{LA} = 32 \text{ bit}$$

$$H \text{ page} = 2^{30} \frac{2^{32}}{2^{30}} = 2^{32}$$

$$P.T \text{ size} = 2^{32} \times 4B$$

$$= 4KB \quad 16MB > P.T \text{ size}$$



$$P.S = 1KB$$

$$\frac{16MB}{2^{10}} = \frac{2^{24}}{2^{10}} = 2^4 \text{ pages}$$

$$P.T_1 = 2^4 \times 4B = 64KB > P.T \text{ size}$$

$$\frac{64KB}{2^{10}} = 64B$$

$$P.T_2 = 64 \times 4B = 128B < P.T \text{ size}$$

(Concept):  $P.T \text{ size} \leq \text{Page size}$

1st Time Paging

$$P.T \text{ size} = \frac{2^{32}}{2^{10}} \times 4B = 2^{22} \times 4B = 16MB$$

now  $16MB > \text{Page size}$

2nd Time Paging

$$P.T \text{ size} = \frac{16MB}{2^{10}} = 2^4 \times 4B = 64KB$$

now  $64KB > \text{Page size}$

3rd Time Paging

$$P.T \text{ size} \rightarrow P.T \text{ size} = \frac{64KB}{2^{10}} \times 2^4 \times 4B = 2^8B = 256B$$

now  $256B \leq \text{Page size}$  ✓

Grade 2013 (2M)

Q Consider a system which has logical address of 46-bits, and P.A of 32-bits. Memory is byte addressable. The P.T.P size is 32-bits. The O.S uses 3 level paging for L.A. Logical to physical address translation. and 1<sup>st</sup> level PT size is exactly same as page size. Thus what is the page size?

Let Page size be "P"

$$1^{\text{st}} \text{ level PT} = P_4$$

$$2^{\text{nd}} \text{ level PT} = (P_4) * (P_4)$$

$$3^{\text{rd}} \text{ level PT} = (P_4)^3 = \frac{2^{46}}{P}$$

$$P_4 = 4^3 \times 2^{46} \\ = 2^6 \times 2^{46}$$

$$P_3 = 2^{52}$$

$$P = 2^{13}$$


$$P = 8KB$$

19/9/18

L.A.s

page

### Inverted Paging



Eg:  $(P.N_0, P.n_0)$   
 $(P.N_1, P.n_1)$

only when both the  
frame no. and page no.  
is selected

- To avoid overhead of maintaining P.Ts for every process the Inverted Paging is implemented.
- In the inverted paging only 1 PT will be maintained for all the processes.
- No. of entries in the inverted P.T is same as No. of frames in P.A's
- The memory required to maintain P.Ts of the processes will be less but the searching time for the corresponding page of a process will be more.

Q Consider a system which has L.A of 34 bits, and P.A of 29 bits and page size is 16KB, and memory is byte addressable. And P.T.E size is 8Bytes. Then calculate

- i) Conventional P.T size?
- ii) Inverted P.T size?

i) P.T size =  $\frac{2^{34}}{2^{14}} = 2^{20} \times 8 = 8MB$

ii) P.T size =  $\frac{2^{29}}{2^4} = 2^{15} \times 8 = 256KB$

Q 23 P-102 (WB)

Sol. P.T.E = 4B.

$$P.T = \frac{2^{32}}{2^{12}} = 2^{20} \times 4 = 4MB$$

$$I.P.T = \frac{2^{17}}{2^{12}} = 2^5 \times 4 = 128B$$

$$\text{Ratio} = \frac{P.T}{I.P.T} = \frac{2^{22}}{2^7} = 2^{15}$$

Q 24 P-100 (WB)

Sol. V.A = 32 bit P.A = 30 bit

P.S = 4KB

$$\text{Size I.P.T} = \frac{2^{32}}{2^{12}} = 2^8 \times 2^{13} \times (20 + 12)$$


$$= 2^{18} \times \frac{(32)}{8} 4$$

$$= 2^{15} B$$

$$I.P.T \text{ size} = 2^{20} B$$

### Segmentation

- The paging does not follow user's view of memory allocation
- To achieve user's view of memory allocation the segmentation will be implemented.
- In segmentation, L.A.S will be divided into various segments
- The segments of L.A.S will vary in size.



→ Segments of L.A.S will be brought into P.A.S.  
 $S = \text{No. of bits required to represent segments of L.A.S}$

(Q22)

Segment no.

$d = \text{No. of bits required to represent segment size}$

(Q23)

Word no. of the segment

(Q24)

Segment offset

→ No. of entries in the segment table is same as no. of segments in L.A.S.

**NOTE:** Variable size segments are brought from L.A.S to P.A.S so it is similarly behaving like variable partition scheme. Hence Segmentation still suffers from External Fragmentation

Q24 P-172 (WB)


8bit.      

3	1	2	2	2
---	---	---	---	---

222 < 302

$$498 + 722 = 720$$


## Segmented Paging



Paging in Segment, when segment size is fixed

$N = \text{No. of entries in PT of repetitive segment}$   
 $\text{page size of segment} = 1 \text{ Kbytes}$

$$\text{Segment size} = 2^{16 \times 10} = 64 \text{ Kbytes}$$



$$\# \text{ of pages on segment} = \frac{64 \text{ Kbytes}}{1 \text{ Kbytes}} = 64$$

→ To avoid the overhead of bringing large size segment into memory, the segmented paging will be implemented.

→ In the segmented paging, paging will be applied on the segment and instead of bringing the entire segment into memory, the pages of segment will be brought into memory.

→ No. of entries in P.T of segment is same as no. of pages on a segment.

$d_1 = \text{no. of bits required to represent pages of segment}$   
 $(\text{d1})$   
 $\text{page # of segment}$

$d_2 = \text{no. of bits required to represent page size of segment}$   
 $(\text{d2})$   
 $\text{word # of page of segment}$   
 $(\text{d2})$   
 $\text{Page offset of segment.}$

→ Page size of segment is same as frame size of P.A.S

Q Consider a system using segmented paging architecture. The segment is divided into 1k pages & each page is having 512 entries. Segment no. requires 17 bits to represent all the segments of L.A.S. And frame no requires 13 bits to represent all the frames of P.A.S. Memory is word addressable and P.T.E size is 2W. Then calculate.

i) Length of L.A

ii) Length of P.A

iii) P.T size of segment

$$\text{Sol. i) } L.A = \boxed{\begin{array}{|c|c|c|} \hline 17 & 10 & 9 \\ \hline \end{array}} \quad \xleftarrow{36 \text{ bits}}$$

$$\text{ii) } P.A = \boxed{\begin{array}{|c|c|} \hline 15 & 9 \\ \hline \end{array}} \quad \xleftarrow{22 \text{ bits}}$$

$$\text{iii) } P.T \text{ size} = 2^{10} * 2^W \\ = 2 \text{ KB}$$

Q Consider a system using segmented paging architecture. The segment is divided into 8K pages & each page is having 2K entries. The segment no. requires 19 bits to represent all the segments of L.A.S. Memory is byte addressable, and P.A.S 512 KB. And P.T.E size size is 8 bits. Then calculate

is

i) Length of logito L.A      iv) No. of frames in P.A.S

ii) Length of P.A

iii) P.T size of segment

$$\text{Sol. i) } \boxed{\begin{array}{|c|c|c|} \hline 19 & 13 & 11 \\ \hline \end{array}} \quad \xleftarrow{43 \text{ bits}}$$

$$\# \text{ frames} = \frac{13}{2^1} = 2^8$$

$$\text{ii) } \boxed{\begin{array}{|c|c|} \hline 8 & 11 \\ \hline \end{array}} \quad \xleftarrow{19 \text{ bits}}$$

$$\text{iii) } P.T \text{ size} = 2^{13} * 8 \text{ bit} = 8 \text{ KB}$$

$$\text{iv) } \# \text{ frames} = 2^8 = 256$$

P - 12L (WB)

$$\text{P.A.S} = L.A.S = 2^{16} \text{ B}$$

$$\# \text{ of segments} = 8$$

$$\& \text{ Segment Size} = \frac{2^{16}}{8} = \frac{2^{16}}{2^3} = 2^{13} = 8 \text{ KB}$$

$$\text{Let } \# \text{ of pages be} = \frac{2^{13}}{X}$$

$$\text{Let page size be} = \cancel{2^13} \times \cancel{2^13}$$

$$P.T.E \text{ size} = 2^8$$

$$P.T.E \text{ size} = \frac{2^{13} * 2}{X} \leq X$$

$$2^{14} \leq X$$

$$16384 \leq X$$

$$128K \leq X$$


## Virtual Memory

Virtual Memory gives an illusion to the programmer that programs of larger size than actual physical memory can be executed.

Virtual memory is implemented using demand paging (i.e.) demand segmentation.

### Demand Paging

Loading the page into memory (whenever page fault occurs) is called as demand paging.



1) LA > PA  
PA → L-A-S

20/9/18

### Important Steps

- ① The CPU is trying to access the page in the main memory, but the page is currently not available in the P-A-S. (This is called as page fault)
  - ② The prg. exec will stop and the signal will be sent to the O.S regarding the page fault.
  - ③ The O.S will search for the required page in the L-A-S (Virtual memory).
  - ④ The required page will be brought from P-A-S to P-A-S.
    - 4.1 → The page replacement algorithm will be used for the decision making of selecting the page for the replacement.
  - ⑤ Respective P-T-E will be updated accordingly.
  - ⑥ The signal will be sent to the CPU to continue prg exec, & CPU fetches the required required page in the M.M & continue the prg exec.
- Page fault service Time
- The time taken to service the page fault is called as page fault service time.
  - Page fault service time includes, the time to perform all the steps above 6 steps.


→ page fault service time = 's' & M.M.A.T = 'm'  
 page fault rate = "p"

Thus the formula for E.M.A.T.

$$EMAT = m + p(s)$$

$$E.M.A.T = p(s) + (1-p)(m)$$

NOTE: P.T access time is neglected b/c



(Q) Consider a system which has a M.M.A.T = 35 ns  
 A P.F service time is 175 ns and page hit ratio  
 is 75%. Thus what is EMAT?

$$\begin{aligned} \text{Sol: } E.M.A.T &= 0.75(35) + 0.25(175) \\ &= 26.25 + 50 \\ &= 76.25 \text{ ns} \end{aligned}$$

Q. 20

Ans:

$$\begin{aligned} \text{min p.f.n} &= i \\ \text{P.F.S.T} &= j \\ \text{Page fault rate} &= k \\ &= \frac{i}{k} + j \\ P.F.S.T &= i + j \\ P.F.Rate &= \frac{1}{k} \end{aligned}$$

$$\begin{aligned} \frac{(i+j)}{k} + \left(1 - \frac{1}{k}\right)i &= \frac{i}{k} + \frac{j}{k} + \frac{i}{k} - \frac{i}{k} \\ &= i + \frac{j}{k} \end{aligned}$$

$$\begin{array}{r} 75 \\ \times 35 \\ \hline 225 \\ 225 \\ \hline 2625 \end{array}$$

$$\begin{array}{r} 210 \\ \times 25 \\ \hline 105 \\ 105 \\ \hline 250 \end{array}$$

$$\begin{array}{r} 420 \\ \times 25 \\ \hline 210 \\ 210 \\ \hline 5250 \end{array}$$

(Q31) P = 10<sup>6</sup>

$$P.S.T = 10 \text{ ms}$$

$$m = 20 \text{ ns}$$

$$P.F. Rate = \frac{1}{10^6}$$

$$\begin{aligned} E.M.A.T &= \frac{1}{10^6} (10 \text{ ms}) + \left(1 - \frac{1}{10^6}\right) (20 \text{ ns}) \\ &= \frac{10 \times 10^{-3}}{10^6} + 10^6 \cdot 20 \text{ ns} \\ &= 10 \text{ ns} + 20 \text{ ns} \\ &= 30 \text{ ns} \end{aligned}$$

(Q32) P = 10<sup>6</sup>

$$E.M.A.T < 2 \text{ ms}$$

$$\begin{aligned} P.S.T &= 0.7(20) + (0.3)(8) \\ &= 14 + 2.4 \\ &= 16.4 \text{ ms} \end{aligned}$$

P.F.Rate


$$\begin{aligned} p(16.4) + (1-p)(1 \text{ ms}) &< 2 \\ 16.4p + 1 - p &< 2 \\ 15.4p &< 1 \\ p &< \frac{1}{15.4} \\ p &= 0.064 \end{aligned}$$

(Q33) P = 10<sup>6</sup>

$$E.M.A.T = 0.8(20) + (0.8)(10) + (0.2)(20)$$


$$\begin{aligned} P.F.S.T &= E.P.F.S.T = 0.1(200) + 10 \cdot 0.9(10) \\ &= 20 + 9 \\ &= 29 \text{ ms} \end{aligned}$$

$$\begin{aligned} &= 8 \times (0.8)(20) + (0.2)(20) \\ &= 8 + 5.8 = 13.8 \end{aligned}$$



Reference string: 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 1, 4, 0, 1, 1

Q1 ↳ page numbers referred by the process  
in the logical address.



First In First Out (F.I.F.O)

Assume 4 frames are allocated to the process

7	0	1	2	0	3	0	4	2	3	0	3	2	1	1	1	2	0	1	7	0
		2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1
		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	4	4	4	4	4	4	4	4	4	4	4	7	7
7	7	7	7	X	3	3	3	3	3	3	3	3	3	3	3	2	2	2	2	2
F	F	F	F	H	F	H	F	H	H	F	H	H	F	F	H	H	F	H	H	

Total Pygmy = 10

3-Franco

Puge Jauitts + 15

## Reference string

1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

3 frames F F F F F F F H H F F H  
1 2 3 4 1 2 5 1 2 3 4 5

<u>X</u>	X5	X X X 4 X X 5 3 4
<u>2</u>	X3	
<u>3</u>	X4	Pj = 9

$$P_f = 9$$

4 frames

F F F F h H F F F F F F  
1 2 3 4 1 2 5 1 2 3 4 5

1  
2  
3  
4

XXVIII 345

Dye Jants : 10

## Baldy's Anatomy (V.V Imp (true))

By increasing no. of frames to the process, the no. of page faults should decrease but instead they are increasing this problem is called as Belady's Anomaly.

## Optimal page Replacement

In the event of page fault, replace the page which is not used for longest duration of time in the future.

4 frames

7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

	2	2	2	2	2	2	2	2	2	2	2	X	7	7	7
1	1	1	1	X	4	4	4	4	4	4	4	4	4	4	4
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7	7	7	7	X	3	3	3	3	3	3	X	1	1	1	1
F	F	F	F								F			F	

Total page faults = 8

3 frames

70120304230321201701

Total Page Joints = 9

## LRU page replacement

In the event of page fault, replace the page which is least recently used. (ie the page which has not been referred for the longest time)

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
1	1	1	1	3	?	8	2	2	2	2	2	2	2	2	2	2	X	7	7
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7	7	7	7	2	2	2	2	3	3	3	3	3	3	3	3	3	X	0	0
F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F

4-frames	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
X	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8
0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9
X	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9

## Most Recently Used

In the event of page fault, replace the page which is most recently used.

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F

Page faults = 12

3 frames  
 F F F  
 1 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 7 0 1

Y	0
0	1
X	2
2	3

total Page faults = 16

(017) P - 107

81. Page size = 100 records

Record #	Page #
0 - 99	0
100 - 199	1
200 - 299	2
300 - 399	3
400 - 499	4
500 - 599	5

Address : 0100, 0200, 0400, 0499, 0510, 0530, 0560, 0120, 0220  
 0240, 0260, 0320, 0370

Reference string : 1, 2, 4, 5, 1, 2, 3.  
 F F F F F F F

X	Z	X	Y	8	X	3
---	---	---	---	---	---	---

Page fault = 7


NOTE: ① The Yeromic string will never contain continuous same page.

Ex: 1, 2, 3, 4, 3, 4, 1 ← invalid

1, 2, 3, 4, 3, 4, 1 ← valid

② If there is only 1 page at the frame allocated to the process then every page referred will be a page fault.

### Thrashing



Ex. No. of free frames = 400 (assume to every process equal # of frames need to be distributed)

$$\textcircled{1} \quad \begin{cases} \# \text{ of processes} = 100 \\ \text{Each process P gets} = 4 \text{ frames} \end{cases}$$

$$\textcircled{2} \quad \begin{cases} \# \text{ of processes} = 400 \\ \text{Each process P gets} = 1 \text{ frame} \end{cases}$$

### Case ①

→ In the initial degree of multi programming upto the point of " $\lambda$ " the CPU utilization, throughput of the system are very high and system resources are utilized perfectly.

### Case ②

→ If we further increase the degree of multi programming the CPU utilization, throughput of the system will drastically fall down and system will spend more time only in the page replacement. This situation in the system is called as thrashing. And bcz of this the time taken to complete the exec of process increases.

### Causes of Thrashing

1. High degree of multi programming
2. Lack of frames (main memory)

### Recovery of Thrashing

1. Do not allow the system to go into thrashing and instruct the long term scheduler not to bring the processes into the memory after the point of  $\lambda$ .

- 2) If the system is already in thrashing then instruct the mid term scheduler to suspend some of the processes so that they can recover the system from thrashing

(Imp) Q Consider a system with following parameters

System is in	CPU Utilization is 10%	time spent on page replacement
thrashing	Paging Disk is 90%	

Then which of the following factors will improve the CPU utilization

- i) Install faster CPU. → No
- ii) Install bigger disk. → No
- iii) Increase degree of multiprogramming → No (already thrashing)
- iv) Decrease degree of multiprogramming → Yes
- v) Install more main memory → Yes
- vi) Decrease page size → No (No. of pages required by process will increase)
- vii) Increase page size → likely (No. of pages will decrease)

**NOTE:** The main purpose of Virtual memory is, by allocating less memory to the process we are trying to execute large size process and more no. of processes, ~~so indirectly~~ we are trying to increase degree of multiprogramming

Grade → If the Virtual memory is removed from the system then efficient implementation of multiprogramming & multi user is not possible.

## File Systems

1) File - Collection of logically related entities.

2) Attributes :-

- 1) Name
- 2) Type
- 3) Size
- 4) Location
- 5) Owner
- 6) Creation date
- 7) Last modified date
- 8) Permission
- 9) Password

→ All these attributes of the file are called as file context

→ File context will be stored in the F.C.B (File Control Block)

3) Types :-

- |         |           |         |         |
|---------|-----------|---------|---------|
| 1) .doc | 3) .exe   | 5) .bat | 7) .pdf |
| 2) .txt | 4) .class | 6) .dll | 8) .png |

10) .c / .c  
 11) .c / .cpp / .java / .php / .js / .html / .py  
 12) .mp3 / .mp4

### Various Operations Performed on file

- |             |                        |
|-------------|------------------------|
| 1) Create   | 8) Save as             |
| 2) Open     | 9) Close               |
| 3) Write    | 10) Delete             |
| 4) Read     | 11) Rename             |
| 5) Truncate | 12) Cut   Copy   Paste |
| 6) Append   | 13) Hide               |
| 7) Save     | 14) Print              |

### Access Methods :-

- 1) Sequential Access
- 2) Random Access


NOTE: For the better classification of files, they will be stored in the directory

Hindi Page No. 20

H) .c      10) .cpp      11) .php

### Directory Structure


#### 1) Single Level Directory Structure



→ Implementation of single level directory structure is simple / easy, searching is easy but we have to search only in single directory.


→ Two files can not have same names.  
→ Searching time for the specific file will be more.  
→ We can't use this structure for multi-user system.

#### 2) Multi-level / Tree level / Hierarchy level



- 1) Implementation of directory structure is difficult.
- 2) Better classification of files as per the criteria.
- 3) Searching time for the files will be less.
- 4) If the same file exists in the two different directories then if one file is updated then other file has to be updated accordingly otherwise there will be a inconsistency.

### Ayclic graph Directory Structure




→ The implementation of directory structure is difficult.

→ The better classification of files as per the criteria.

→ Searching time for the files will be less.

→ If the same file exists in the 2 different directories then if one file is updated, then other file will be updated automatically by using file sharing concept.

### Disk Structure



Q Consider a disk which has 16 platters and each platter is having 2 surfaces. And every surface is divided into 1K tracks. And every track is further divided into 512 sectors and each sector can store 2 KB data. Then calculate

i) capacity of the disk


ii) how many bits are required to identify specific sector of the disk

$$\text{for i) capacity} = 16 \times 2 \times 2^{10} \times 2^9 \times 2 \text{KB} \\ = 2^{35} \text{B} \\ = 32 \text{GB}$$

$$\text{ii) bits for sector} = \frac{2^{35}}{2^{24}} = 32 \text{ bits}$$

## Disk Space Allocation Methods

### i) Contiguous Allocation



- In the contiguous allocation, disk blocks are allocated in a continuous manner.
- Every file is associated with 2 parameters
  - i) Starting D.B.A
  - ii) Size.
- Increasing the file size may not be possible always.
- It is suffering from external fragmentation.
- Internal fragmentation may exists in the last disk block of the file.
- It supports both sequential & random access of the file.

Starting D.B.A + Offset = Random Access

$$\text{Ex: } 9 + 4 = 13$$

### ii) Linked Allocation / Non-contiguous Allocation


File	Starting D.B.A	Ending D.B.A
abc.doc	2	1
xyz.doc	9	10



- In a linked allocation disk blocks are allocated in a non-contiguous manner.
  - Every file is associated with 2 parameters.
    - i) Starting D.B.A
    - ii) Ending D.B.A
  - Increasing file size is always possible if the free disk block is available.
  - There is no external fragmentation.
  - The internal fragmentation may exists in the last disk block of the file.
- ↓↓↓↓↓
- There is overhead of maintaining the pointer in every disk block.
  - If the pointer of any disk block is lost then file will be truncated.
  - It supports only sequential access of the file.

### iii) Indexed Allocation


File	Index Node
abc.doc	4



- In the indexed allocation every file is associated with its own index node.
- Index node contains all the disk block addresses of the file.
- There is no external fragmentation.
- The internal fragmentation may exists in the last disk block of the file.
- If the file is very very large, then 1 disk block may not be sufficient to store all the disk block address of the file.
- If the file is very very small, then it is waste of using entire 1 disk block, just to store the address.

## Unix - I-Node Implementation

(An Extension of indirect allocation)



$$\text{Total size of file system} = \left[ \# \text{ of Direct D.B.A's} + \left( \frac{\# \text{ single indirect D.B.A's}}{D.B.A} \right) + \left( \frac{\# \text{ double indirect D.B.A's}}{D.B.A} \right)^2 + \dots \right] * D.B.A$$

→ Unix follows I-node way of implementation in order to allocate the disk space to the files.

→ Every file is associated with its own I-node.

→ Whenever the file is created, depending on the size of the file, file will be stored only in 1 particular place, may be in the direct D.B.A's, or may be in the single indirect D.B.A's, or may be in the double indirect and so on.

- Q Consider the Unix - I node which maintains 10 Direct D.B.A's, 1 → single indirect, 1 → double indirect and 1 → triple indirect D.B.A's. The D.B.A size is 1KB and D.B address requires 32 bits, then what is the maximum file size possible?

$$\begin{aligned}
 \text{Maximum file size} &= \frac{2^{11}}{4} = 2^9 = (512) * 1\text{KB} = 2^{27} * 2^{10} \\
 &= 2^{37} = 258 \text{ GB} \\
 &= \left(\frac{2^{10}}{2^2}\right)^3 * 1\text{KB} = 2^{24} * 2^{10} = 2^{34} = 16 \text{ GB}
 \end{aligned}$$

Q18 P-114

$$\text{Ans: } \text{Max file size} = \left(\frac{512}{4}\right)^3 \times 512 \\ = (2^{21})^3 \times 2^9 \\ = 2^{60} \\ = 16 \text{ GB.}$$

Q12 P-114

$$\text{Ans: } D.B = 2 \text{ KB} \\ (128)^3 \times 1 \text{ KB} \\ = 2^{21} \times 1 \text{ KB} \\ = 2^{31} \\ = 2 \text{ GB}$$

Q7

$$\left(\frac{1 \text{ KB}}{2^k}\right)^4 \times 1 \text{ KB} = 4 \text{ TB} \\ \cancel{2^4} \cancel{\frac{2^{40}}{2^k}} \times 2^0 = 2^{42} \\ \cancel{2^{50}} = \cancel{2^4} \Rightarrow 2^8 = \cancel{2^{32}} \\ 2^8 = 2^4 \\ 2^4 = N \\ N = 4 \text{ bytes}$$

$$N = 32 \text{ bits.}$$


Q13

$$\text{Ans: Max file size} \\ = \left(\frac{2 \text{ MB}}{2^k}\right)^2 \times 2^{12} \\ = 2^{22} \times 2^{12} \\ = 2^{34} \\ = 16 \text{ GB}$$

Work book (Discussion) Deadlock

Q14


Ans: b)  $n=21$      $k=12$   
 ↑                      ↑  
 resources    processes  
 $P_9 \Rightarrow R_{10}^1, R_{12}^1$   
 $P_{10} \Rightarrow R_{10}^1, R_{12}^2$




### Buddy System


- In the buddy system initially memory will be single continuous free block.
- Whenever the request by the process arrives memory will be divided into two half blocks.
- If the request by the process is too small, then the lower block of the memory is further divided into 2 half blocks again.
- In the buddy system memory will be allocated from lower blocks to higher blocks.

$(P_1) 18 \text{ MB}$  →





Q4 P-10<sup>o</sup>



Q18 - 10<sup>o</sup>  
Page size = 16B


Byte #	Page #
0 - 15	0
16 - 31	1
32 - 47	2
48 - 63	3
64 - 79	4
80 - 95	5

Address: 0, 4, 8, 20, 24, 36, 44, 12, 68, 72, 80, 84, 28, 32, 88, 92

Rq & string: F F E 0 1 2 0 9 5 1 2 5


0	2
X	5
X	1
4	

Page faults = 7




bo bo t2 t3 t4 t5 t6 t7  
J1 J2 J3 J4 J5 J6 J7 J8  
2K 4K 8K 16K 32K 64K 128K 256K  
1 2 4 8 16 32 64 128

Pno: 20 (J7 is completed at t=20)



First byte of  
Record N  
 $I_0 \text{ offset} = (n-1) \times m$



1) max file size possible with direct D-B's

$$12 \times 8KB = 96KB$$

$$= 96 \times 1024$$

$$\approx 98304B$$

2) max file size possible with ~~indirect~~ indirect

$$(8KB) \times 8KB = 16777216B$$

Single


NOTE: For I-Node also disk access required, but it is given that it is present in Main Problem

Jmp Q24 - P-32

$$S_1 = 0$$

$$S_2 = 0$$

Q2.12 (GDB)  
P-483



NOTE:

If context switching is disabled then processes is not allowed for preemption

## Disk Free Space Management

$$\text{Size of disk} = 20 \text{ MB}$$


$$\text{disk block size} = 1 \text{ KB}$$

$$D.B.A = 2B$$

# of disk blocks available on the given disk

$$= \frac{\text{Size of disk}}{\text{disk block size}} = \frac{20 \text{ MB}}{1 \text{ KB}} = 20k$$

### i) Free list Approach :-



In this approach some disk blocks are used just to store the free disk block addresses.

# of D.B.A's possible to store in 1 disk block

$$\frac{\text{Disk block size}}{\text{D.B.A size}} = \frac{1 \text{ KB}}{2B} = 512$$

512 D.B.A we can store in 1 D.B  
to store 20k D.B.A's, # of D.B required

$$\frac{20k}{512} = 20 \times 2 = 40 \text{ disk block required to store the addresses}$$

### ii) Bit Map Approach


F	F	F	F	S	B	T
0	1	2	3	4	5	6
0	1	0	1	0	1	0
1	0	1	0	1	1	0
0	1	0	1	0	1	0
0	1	1	0	1	1	1
1	0	1	0	1	0	1
0	0	1	0	0	1	0

Free disk blocks

0, 2, 4, 7, 9, 11, 15

Busy disk blocks

1, 3, 5, 6, 8, 10, ...



Bit Map

→ In this approach every disk block is mapped with 1 binary bit.

i) # of disk blocks we can map in 1 disk block =  
D.B size = ~~1KB~~  $1K \times 8 \text{ bits} = 8 \text{ K bits}$

ii) 8K D.B → we can map in 1 D.B

To map 20k D.B → ?

$$\frac{20k}{8k} = [2, 5] \approx 3$$

Q17 P-114

H.D capacity = 40MB

$$D.B \text{ size} = 2KB$$

$$D.B.A = 3 \text{ bytes}$$

$$\# D.B \text{ in H.D} = \frac{40 \text{ MB}}{2 \text{ KB}} = 20 \text{ K}$$

# D.B reqd we can map in 1 disk block

$$= 2K * 8 = 16K \text{ bits}$$


$$16K \text{ bits} \longrightarrow 10.8$$

$$20K \text{ bits} \longrightarrow ? \quad \frac{20K}{16K} = [1.25] = 2$$


## Disk Scheduling

Track Requests

98, 183, 37, 122, 14, 124, 65, 67




First Come First Serve (F.C.F.S)




Total track movements made by R/W header ic seek time  
= ~~84~~ (Seek time)

$$\begin{aligned}
 &= (98-53) + (123-98) + (183-123) + (122-123) + (122-14) \\
 &\quad + (124-14) + (124-65) + (67-65) \\
 &= 45 + 85 + 146 + 85 + 108 + 100 - 110 \\
 &\quad + 59 + 2 \\
 &= 640
 \end{aligned}$$


Shortest Seek Time first  
Also called (Nearest track Next)




$$\begin{aligned}
 \text{Seek time} &= 12 + 2 + 30 + 23 + 84 + 24 + 2 + 59 \\
 &= 236
 \end{aligned}$$



### C-SCAN




Look  
look for the last pending request in the direction of R/W header



$$\text{Seek time} = 12 + 2 + 31 + 24 + 2 + 59 + 146 + 23 \approx 299$$

### C-Look :-



$$\text{Seek time} = (199 - 53) + (199 - 14) + (37 - 14) \\ = 130 + 69 + 23 \\ = 322$$

Goal: To minimize the avg. seek time of the disk.

Q 4.35 P - 50b

Important

Q. 4.35 P - 50b

2-level Paging

VA = P.A = 32 bits  
 $P_1$        $P_2$       offset

VA  $\boxed{10 \ 10 \ 112}$

Main memory access time  $m = 10\text{ns}$ .

P.T.E = 4B

TLB  
 $H_T = 96\%$   
Cache  
 $H_C = 90\%$

$C = 1\text{ns}$

$m_C = 1\text{ns}$

Concept: VA  $\rightarrow$  PA + access the word

Cache contains word/byte. To access word we will refer cache by referring to main memory.

$$E.M.I.A.T = H_T [C + H_C (m) + (1-H_C)(m+m)] + (1-H_T) [C + 2m + H_C(m) + (1-H_C)(m+m)]$$

↑ access 2 PT's to get frame no.

$$\begin{aligned} &= (0.96)[1 + (0.9)(1) + (0.1)(1+10)] \\ &\quad + (0.04)[1 + 2*10 + (0.9)(1) + (0.1)(1+10)] \\ &= (0.96)[1 + 0.9 + 1.1] + (0.04)[1 + 20 + 0.9 + 1.1] \\ &= (0.96)[3] + (0.04)[23] \\ &= 2.88 + 0.92 \\ &= 3.80 \\ &= 4 \text{ ns, (approx)} \end{aligned}$$

$$\begin{aligned} E.M.I.A.T &= C + (1-H_T)(2*m) + \frac{mc}{e} + (1-H_C)(m) \\ &\quad \text{VA} \rightarrow \text{PA} \quad \text{fetching word} \\ &= 1 + (0.04)(2*10) + 1 + (0.1)(10) \\ &= 1 + 0.8 + 1 + 1 \\ &= 3.8 \\ &= 4 \text{ ns (approx)} \end{aligned}$$

Q 4.43 P-507	total size (KB)	# of pages	# of memory
		4	
$P_1$	195	4	
$P_2$	254	5	
$P_3$	384.45	3	
$P_4$	364	8	

Page size = 1KB P.T.E size = 4B

max segment size = 256KB S.T.E size = 8B

1) Storage Overhead in Paging

$P_1 \rightarrow 195\text{KB} \ # \ pages = 195 \ P.T.size = 195 \times 4 = 780B \sim 1\text{KB}$

$P_2 \rightarrow 254\text{KB} \ # \ pages = 254 \ P.T.size = 254 \times 4 = 1016B \sim 1\text{KB}$

$P_3 \rightarrow 45\text{KB} \ # \ pages = 45 \ P.T.size = 45 \times 4 = 180B \sim 1\text{KB}$

$$P_4 \rightarrow 364KB \quad \# \text{ pages} = 364 \quad P.T \text{ size} = 364 \times 4 = 1456$$

$P.T.$  size > page size we go for 2nd level

Level 2

$$P.T \text{ size} = \left( \frac{1456}{1024} \right) \times 4 = 16B \text{ (approx)} = \sim 1KB$$

i) Storage Overhead (P)

$$= 1KB + 1KB + 1KB + 1KB \\ = 4KB$$

ii) Storage Overhead for Segmentation

$$P_1 \rightarrow 4 \quad \boxed{\# \text{ pages} = \frac{256KB}{1KB} = 256 \quad P.T \text{ size} = 256 \times 4 \\ X = 1KB}$$

$\therefore$  S.T will have 4 entries  $S.T.E \text{ size} = 8B$

$$S.T.E \text{ size} = 4 \times 8 = 32B$$

$$P_2 \rightarrow 5 \quad S.T \text{ size} = 5 \times 8 = 40B$$

$$P_3 \rightarrow 3 \quad S.T \text{ size} = 3 \times 8 = 24B$$

$$P_4 \rightarrow 8 \quad S.T \text{ size} = 8 \times 8 = 64B$$

Storage Overhead (S)

$$32B + 40B + 24B + 64B = 160B$$

iii) Storage Overhead in Segmented Paging

$$P_1 \rightarrow 4 \text{ segment} \quad \# p = \frac{256KB}{1KB} = 256 \quad P.T \text{ size} = 256 \times 4 = 1KB$$

$$\text{max segment size} = 256KB \quad \text{Total } P.T \text{ size} = \frac{4 \times 1KB}{= 4KB}$$

$$S.T \text{ size} = 4 \times 8 = 32B$$

$$P_2 \rightarrow 5 \quad \# p = 256 \quad P.T \text{ size} = 1KB$$

$$S.T \text{ size} = 5 \times 8 = 40B \quad \text{total } P.T \text{ size} = 5 \times 1KB = 5KB$$

$$P_3 \rightarrow 3$$

$$S.T \text{ size} = 3 \times 8 = \frac{24B}{4KB} \quad \text{total } P.T \text{ size} = 3 \times 1KB = 3KB$$

$$P_4 \rightarrow 8 \quad S.T \text{ size} = 8 \times 8 = 64B$$

$$\text{total } P.T \text{ size} = 8 \times 1KB = 8KB$$

② Storage Overhead (T)

$$(32B + 4KB) + (40B + 5KB) + (64B + 3KB) \\ + (64B + 8KB)$$

$$= 160B + 20KB$$

$$\therefore \boxed{S < P < T}$$

relation b/w overheads

### Q 60 P-Soy (GO)

(a) Minimum # of page wks needed

$$\text{min \# page wks bits} = \text{Set index bits} + \text{offset bits}$$

$$- \text{page index bits}$$

Page size = 8KB (calculated in Q.S9)

Cache size = 1MB block size = 64B

16-way set associative

$$\# \text{ sets} = \frac{1\text{MB}}{64\text{B}} = 2^14$$

$$\# \text{ index bits} = \frac{2^14}{16} = 2^{10}$$

46 bits		
Tag	Set	Index
30	10	6

$$\text{min \# page wks bits} = (10 + 6) - 15 = 3$$

∴ With 3 wks bits we can have 8 page wks.

### Q 73 P-511

(b) Random page replacement algorithm (where a page chosen at random is replaced) suffers from Belady's Anomaly. (True)

bz pages that are being randomly replaced might follow FIFO policy.

### Q 4.37 P-Sob

(a) OS is capable of loading and executing a single sequential user process. at a time Hence all the request to disk scheduler will be one by one.

If disk scheduler had known all the disk requests priority, then scheduling algorithm could have optimized the service time, but here requests are one by one therefore there is no use of disk scheduling algorithm.

Any scheduling algorithm in this case will give same service i/p sequence, hence there is no improvement in eff. I/O.

### Q 4.39 P-SJF

(b) 2-level paging  $m = 150\text{ns}$   
 $P_f \cdot R = 8\text{ms} \times 1800\text{ms}$

$$\text{Avg. tran. time} = 100\text{ns} + 2\text{MA}$$

$$\text{TLB H}_{TLB} = 90\%, \quad P_f \cdot R = \frac{1}{10,000} \text{ ms}$$

$$(IET)_{avg} = ?$$

$$(IET)_{avg} = 100\text{ns} + 2\text{MA}$$

$$\text{MA} = (\text{VA} \rightarrow \text{PA}) + \text{Accessing word (containing mem)}$$

$$\begin{aligned}
 MA &= \text{P} \cdot g \cdot [C + (1 - H_{\text{EB}})(2 \times m)] + m + P \cdot f \cdot n (P.S.T) \\
 &= [0 + (0.1)(2 \times 150)] + [150 + \frac{1}{10^4} \times \frac{8m}{8000}] \\
 &= (0.1)(300) + [150 + \frac{1}{10^4} \times 8 \times 10^5] \\
 &= 30 + 150 + 800 \\
 &= 980 \text{ N.m.}
 \end{aligned}$$

$$\begin{aligned}
 (\text{I.E.T})_{\text{avg}} &= 100 + 2(980) \\
 &= 100 + 1960 \\
 &= 2060
 \end{aligned}$$

$$\text{Correction} \Rightarrow 2060 - 800 = 1260 \text{ ns.}$$

Exm we need 2 ~~m~~ min. access, for one more page fault service time needs to be included only once..  
~~as for second memory access as for 2nd min access~~  
 same min is being accessed which is deemed to be present in memory in 2nd access.

4.19 P-504

8) Locality of Reference implies that the page reference being made by a process is likely to be, to one of the pages used in the last few page references.

Locality of reformic menus, same data value (8) related storage locations are frequently accessed

Q 5.14 P-523


SS): maximum cardinality of the request set

We need to satisfy 2 conditions

b) Alternating directions with SSTF

ii) Maximize no of requests.

To satisfy is we should not have 2 requests in  
the equal instances from the current location.



To satisfy iii) Requests must be located as compact as possible. We can place the request next position after  $(pos_i(x))$  marked position.

Request step is  $1, 3, 5, 7, 1, 3, 7, 15, \dots$

$$2^1 - 1, 2^2 - 1, 2^3 - 1, 2^4 - 1, \dots$$

We have 2048 trucks,

Maximum seek length can be  $2^{11} - 1 = 2047$

Q 5.21 P-523

$$\text{Ans: } F_1 \rightarrow 11050B \quad F_2 \rightarrow 4990B \quad F_3 \rightarrow 5170B \\ F_4 \rightarrow 12640B$$

for each block book keeping Information take 4B

I-case

100B disk block used

$$F_1 \rightarrow 11050B \quad \# D.B = \frac{11050}{100} = 111$$

$$BKI = 111 \times 4 = 444$$

$$\# D.B = \frac{444}{100} = 5$$

$$\begin{aligned} \text{Total space} &= 111 \# D.B \times 8\text{B} \\ &= (111+5) \times 100 \\ &= 11600 \end{aligned}$$

$$F_2 \rightarrow 4990B \quad \# D.B = \frac{4990}{100} = 50 \\ BKI = 200 \quad \# D.B = 2$$

$$\text{Total size} = 5200$$

$$F_3 \rightarrow 5170B \quad \# D.B = 52 \\ BKI = 208B \quad \# D.B = 3$$

$$\text{Total size} = 5500$$

$$F_4 \rightarrow 12640 \quad \# D.B = 127 \\ BKI = 508B \quad \# D.B = 6$$

$$\text{Total size} = 13300$$

Total space required for storing files

$$= 11600 + 13300 + 5200 + 5500$$

$$= 35600B$$

II-case ~ 200B disk block used

$$F_1 \rightarrow 11050B \quad \# D.B = \frac{11050}{200} = \frac{552.5}{1} = 56$$

$$BKI = 56 \times 4 = 224B \quad \# D.B = 2$$

$$\text{Total size} = (58) \times 200 = 11600B$$

$$F_2 \rightarrow 4990B \quad \# D.B = \frac{4990}{200} = \frac{249.5}{1} = 25$$

$$BKI = 25 \times 4 = 100B \quad \# D.B = 1$$

$$\text{Total size} = 26 \times 200 = 5200B$$

$$F_3 \rightarrow 5170B \quad \# D.B = \frac{5170}{200} = \frac{258.5}{1} = 26$$

$$BKI = 104B \quad \# D.B = 1$$

$$\text{Total size} = 27 \times 200 = 5400B$$

F4

$$Fy \rightarrow 12640B \quad \# D \cdot B = \frac{12640}{20} = \frac{632}{T} = 64$$

$$BKI = 256B \quad \# D = \frac{128}{T} = 2$$

$$\text{Total size} = 66 \times 10^3 = 13200B$$

Total space required for storing file


$$= 11600 + 5200 + 5400 + 13200 \\ = 35400B$$

Q5.35  
Sol: Current  $\rightarrow 80 < 100, 80, \rightarrow$

Cylinder req:

$$[120, 72, 2], [180, 134, 1], [60, 20, 0], \\ [212, 16, 3], [56, 116, 2], [118, 16, 1]$$

Cylinder req  $\rightarrow 72, 134, 20, 56, 116, 16$



$$\text{Total movement} = 6 + 14 + 62 + 12 + 18 \\ = 200$$

Power dissipation for 100 cylinder  $= 20 \text{ mW}$

for moving over 200 cylinder,

$$\text{power dissipation} = 20 \text{ mW} \times \frac{200}{100} = 40 \text{ mW}$$

For reversing direction power dissipation  $= 15 \text{ mW}$

# of times direction reversed  $= 3$

$$\text{power dissipation} = 3 \times 15 = 45 \text{ mW}$$

$$\text{Total power dissipation} = 40 + 45 = 85 \text{ mW}$$

Q3.16 P-497

AI: n resources  $R_0, R_1, R_2, \dots, R_{n-1}$   
k processes  $P_0, P_1, P_2, \dots, P_{k-1}$

Resource request logic for process  $P_i$

```

if (Cob2 == 0) {
    if (i < n) request Ri
    if (i+2 < n) request Ri+2
}
else {
    if (i < n) request Rn-i
    if (i+2 < n) request Rn-i-2
}

```

From resource logic we can clearly see  
that even numbered processes  
request even numbered resources.  
And they share not more than 1 resource.

If odd numbered processes requests only  
for odd numbered resources, then without  
a cycle then there will be no deadlock.

Now we want situation of deadlock

If we go to else part if "i" is odd.

Now if n is odd then

$R_{n-i} \rightarrow$  will be even

$R_{n-i-2} \rightarrow$  will be even

Which means ~~only~~ odd numbered processes will  
be requesting even numbered resources











Hence option a) & c) are eliminated.

If 2 process requests for same resources  
 $R_i$  &  $R_j$  then there will be a deadlock.

### Analyzing Optin D

$n=41$

$k=19$





Hence no deadlock





### Analyzing Optin B

$n=21$

$k=12$



Now we  
have deadlock



Q 2.36 P-488

Ans:-

dc

$$c[ij] = 1; t[ij] = \max(t[0], \dots, t[n-1]) + 1;$$

$$c[ij] = 0;$$

for every  $j > i$  in  $\{0, \dots, n-1\}$

{

1 while ( $c[j]$ )

2 while ( $t[j] \geq 0$  &  $t[j] < t[ij]$ )

}

[CR]


$$t[ij] = 0;$$

Remember section

3 while ( $t[ij] > 0$ )

$$c[0] = t[0] = \dots = t[n-1] = 0$$

$$P_0, P_1, P_2, \dots, P_{n-1}$$



## Bakery Algorithm (Grade - 2016)

Peterson's solution is best to provide synchronization b/w 2 processes

But if we have more than 2 process ie  $N > 2$  we go for Bakery Algorithm

Simplified bakery Algorithm

# of process  $\rightarrow N [0 \dots N-1]$

P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, ..., P<sub>n-1</sub>

Global shared array num[0..n-1]. (token)

Each entry corresponds to a process

i.e num[0] corresponds to P<sub>0</sub>.

i.e num[0] shows token of P<sub>0</sub>

lock(i) { this is cherry to enter into CS, it must be atomic }  $\rightarrow$  token allocation method

1 num[ij] = MAX (num[0], num[1], ..., num[n-1]) + 1;

for every  $p > i$  in  $\{0 \dots n-1\}$

{ 2 while ( $num[p] \geq 0$  &  $num[p] < num[ij]$ ) }

If there is any process with non-zero token and that process token value < current process token value

(critical section)

Unlock(i) { num[ij] = 0; } next token to 0

Assume S process, all try to enter into C.S simultaneously.

initially	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$
num [1..5]	0	0	0	0	0

$P_3$ first	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$	
	0	0	1	0	0	$P_3 \rightarrow 1 \rightarrow P_{\text{incorrect}}$
$P_4$	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$	
	0	0	1	2	0	

$P_5$	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$
	0	0	1	2	3
$P_2$	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$
	0	4	1	2	3

```
while (num[p] != 0 && num[p] < num[i])
```

This condition ensures that process with least non-zero num value enter into C.S ie with least token value

C.S      1st      2nd      3rd      4th  
 $P_3$        $P_4$        $P_5$        $P_2$

If  $\text{num}[i] = \max(\text{num}[0], \text{num}[1], \dots, \text{num}[n-1]) + 1$

is not atomic ✓ both exclude simultaneous

Order of excitation  $P_3 (P_4, P_5) P_2$

$p_1$     $p_2$     $p_3$     $p_4$     $p_5$   
 0      3      1      2      2

Here  $P_4$  &  $P_5$  get same token, hence they both enter into C-S simultaneously. (NO M.E)

## Actual Bakery Algorithm

Without atomic assumption  
Here we use boolean array of size N.

## Choosing [N]

Here each entry corresponds to a process.

Choosing  $[N] = \{ \text{False}, \text{False}, \dots, \text{False} \}$

Here we have 2 global shared arrays.

Choosing  $[0 \dots N-1]$  & num  $[0 \dots N-1]$

lockless {  
 choosing [ij] = True } token allocation method  
 num[ij] = max (num[0], num[1], ..., num[n-1]) +  
 choosing [ij] = False  
 for every p ≠ i loop in {0, 1, 2, ..., n-1}  
 {  
 while (choosing [pj]);  
 while (num[pj] != 0 & & num[pj] < num[ij]);  
 }  
 }  
 this condition ensure  
 that if some process  
 is "choosing" value of  
 "num" then current  
 process will have to wait.  
 M.E

$$(a, b) \leq (c, d) \equiv \begin{cases} (a < c) \\ (a = c) \text{ and } (b \leq d) \end{cases}$$

Special  
Case ↗

$\exists [(num[p], p) \leq (num[i], i)]$   
 bcz of equality there will be deadlock  
 Hence No progress - No bounded wait,

Q 2.32 P - 487

81) Process X  
 private i;  
 for i=0; i < n; i++ )  
 {  
 a[i] = f(i);  
 EXITX(R,S);  
 }

Process Y  
 private i;  
 for i=0; i < n; i++ )  
 {  
 b[i] = g(a[i]);  
 }

X & Y are concurrent and array ac

is shared data b/w X & Y.  
 For synchronization 2 binary semaphore  
 S & R are used both initialized to 0.

Analysis

(a) EXITX(R,S)	Entry Y(R,S)
1 P(R)	1 P(S)
2 V(J)	2 V(R)

X → 1 ← suspended  
wait on R

Y → 1 ← suspended  
wait on S.

Hence deadlock occurs

option b)  $\text{Entry } X(R,S)$

- 1  $V(R)$
- 2  $V(S)$

$R = \emptyset$   $S = \emptyset$

$X \rightarrow 1$       |      |

$X \rightarrow 2$

bcz of for loop  $X$  can generate all acis values without giving any chance to  $Y$ .

$a[0], a[1], \dots, a[n-1]$ .

$Y \rightarrow 1$        $R = X$        $S = \emptyset$

$Y \rightarrow 2$

$Y$  won't be able to complete its remaining bcz  $X$  already computed all values of  $a[i]$ . And there is no other process to make  $R=1$  &  $S=1$ .

Hence  $Y$  iterations are lost.

option d)  $\text{Entry } X(R,S)$        $\text{Entry } (R,S)$

- 1  $V(R)$
- 2  $P(S)$

$1 V(S)$

$2 P(R);$

$R = 0$        $S = 0$

$a[0] a[1]$

$X \rightarrow 1$        $R = \emptyset$

$X \rightarrow 2$       suspended and waits on  $S$ .

---

$Y \rightarrow 1$        $S = \emptyset$       ( $\Delta$  wakeup( $X$ ))

$Y \rightarrow 2$        $R = X$       ( $X$  goes from block to ready state)

$b[0]$

$Y \rightarrow 1$        $S = X$

$Y \rightarrow 2$       suspended and waits on  $R$ .

---

$a[1]$

$X \rightarrow 1$        $R = \emptyset$       ( $\Delta$  wakeup( $Y$ ))

$X \rightarrow 2$        $S = X$

$a[2]$

$X \rightarrow 1$        $R = X$

$X \rightarrow 2$        $S = \emptyset$  suspended and waits on  $S$ .

---


$X$  computed  $a[0] a[1] a[2]$ , but  $Y$  just computed  $b[0]$ , hence some of the sig han opn on  $R$  is lost, as a result,  $Y$  will not be able to complete all its iterations.

Hence Write answer is Option C).

Q2.10 P-481


Q1: If processor does not have any stack pointer register pointer, then recursive fun are not possible (bcz we can not have subroutine call instr.) bcz we can't load activation records in stack, and thus unable to achieve recursion.

- Spooler → Software which creates job queue.
- User level threads can be implemented on an OS which does not support threads bcz user level threads are transparent to kernel.
- For R.R scheduling algorithm we use circular queue.
- FCFS favours
- Dispatch latency means time taken to stop a process and start another process.
- Context switching
  - 1) Scheduling
  - 2) Dispatching
  - 3) Context Saving



→ S/W interrupts are required to get system service which is needed to execute privileged instruction.

→ User level threads are transparent to kernel.



Kernel will just see 2 kernel threads coexisting. It won't be able to see User threads.

→ To change mode

non-privileged → privileged (S/W interrupt required)

privileged → non-privileged (no S/W interrupt required)

We just need non-privileged mode

→ Kernel threads can share code segment

Q1.51 - P. 471

- Ans: Scheduler reevaluates the process priorities every T time units, and decides next process to schedule.

This algorithm is equivalent to R.R, bcz every process executes for T time, then priority is evaluated for next process.

## Q11 P-7g (WB)

- Ans: CPU efficiency =  $\frac{R}{Q+T}$

Q → Time Quantum

T → Context switching time

R → I/O wait Time

Concept:- R is unpredictable.

We can have I/O in 3 ways

1) I/O may occur alone

2) I/O may occur along with CPU

3) multiple I/O may occur simultaneously.