Unit 3

Difference between Combinational and Sequential Cincuit,


Digital Cincuit is classified into Combinational Cincuit

Combination logic output depends on the present inputs levels, whereas requestral logic output not only depends on the input levels, but also stored levels (Brevious output history).

The memory elements are devices Capable of Steering binary information. The example of Combinational Circuit is Adder, Subtractor, Encoder, decoders etc. The example of sequential Circuit is flip flow, expirer, Counter.

(n)
Combinational
Ciencuit

Block diagonam of Combinational Ciencuit



Block diagram of Secuential Circuit

"E No.

Digital Cincuit

Combinational

Sequential

Cincuit

Synchronous

Asynchronous

A Sequential Cincuit Can further be categorized into Synchoronous and Asynchronous.

(1) Synchoronous Sequential Cincuit -> Output Changes at discrete interval of time. Examples of

Synchonomy Sequential Circuit are Flip flop Synchonomy Counter.


(2) Asynchronous Sequential Cincuit - Output
Can changed at any instant of time by
changing input, Example of asynchronous
Sequential Cincuit. is Asynchronous Counter.

In Synchronous Sequential Concept, Synchronization is achieved by a timing device called a clock pulse generator. Clock pulses are distoributed thoroughout the System in Such a way that the flip flops are affected only with avorival of Synchronization pulse. Synchronous sequential Circuits that use clock pulses in inputs are Called clocked sequential Circuits.

Clock Pulse

Flip flop , A circuit that changes from 1 to 0 on 0 to 1 when current is applied. It is one bit storage location. Lateres and flip-flops are basic elements for storing information. One later on flip flop Con Store One bit of information.

immediately when input changes, while flip-flows output only changes when the clock signal changes. A latch does not have clock signal while a flep flop always does. The main while a flep flop always does. The main difference between a latch and a flip flop is that a latch is level toniggened while a flip flop is edge toniggened.



9f a clock Pulse is Present (CLK=1)

9f S=1, R=0, output G3 will be D and

Output Gy will be 1. Since One of the input

of G1, is 0, its output will I and $\overline{Q} = 0$. Similarly, S=0, R=1 then

Output will be $\overline{Q} = 0$ and $\overline{Q} = 1$.

The first of these input (and itims S=1, R=0 makes $\overline{Q} = 1$, which is referred to set state, whereas second input

which is nefored to as the neset state


9t input Conditions core changed from S=1, R=0 to S=R=0 or from S=0, R=1 to S=R=0. The output oremains unaltered.

If S=R=1, both outputs & and & will try to become I which is not allowed therefore, this input Condition is prohibited.

The Cincuit nestonds to input S and R, only when clock is present.


Sn and Rn denote the inputs and Qn the Outfut during bit time n. Onto outfut 0 after pulse basses i.e. in time n+1.

@ J-K Flib flob →




A J-K Flip flop using NAND gate


Inputs		Output		
\int_{0}^{n}	Kn	Onti		
0	0	Qn		
1	0	l Qn		
0	1	0		
	1 †	$\overline{\mathbb{Q}}_n$		



The uncertainty in the State of an S-R FFs when Sn = SR = 1 can be eliminated by Converting it into J-K FFs. The data inputes are J and K which are ANDED with 0 and 0 respectively to Obtain S and R inputs



SR FFS Converted into JK FFS



The difficulty of both inputs (S=R=1)
being not allowed in S-R FFs is eliminated in
a J-K FFs by using the feedback Connection
from outputs to inputs of the brates (53 and

gnbut do not change during clock pulse gnbut do not change during clock pulse (CK=1) which is not true because of feed back (CK=1) which is not true because of feed back (Connections. For example, J=K=1 and 9=0.

Connections. For example, J=K=1 and 9=0.

After a fine interval Dt, the output will how we have J=K=1 and change \(\text{Now} \) we have \(\text{J=K=1} \) and \(\text{Cond} \) after another time interval Dt \(\text{Q=0} \).


Output will change back to \(\text{Q=0} \).

Output will change back to \(\text{Q=0} \).

Hence, we conclude that for the duration of clock bulse, the output will oscillate back and forth between 0 and 1. At the end of clock bulke \(\text{Q} \) is uncertain. This situation is shelf-every of to as since coround (ordition).

A more practical method for Over coming this difficulty is the use of master-Slave (MSIFF. The Dace around Condition Can be avoided if tp < Dt < T.

The Master Slave JK Flip flop ->




Positive clock Pulses are applied to the first FFs and clock pulses are invented before these are applied to second FFs. When CK=1, the first FF is enabled and Output Om and Om srespond to input J and K. At this time, second FF is inhibited because it clock is Low (CK=0). When CK goes low (CK=1), the first FF is inhibited and Second FF is enabled, because now its clock is high (CK=1).

Therefore, the output of and of follows the output om and om mespectively.

the first one, it is referred to as slave and the first one as master. Hence, this Configuration is referred to an master - slave (M-S) FF.

In this Circuit, the input Gizm and Gigm do not change during Clock bulse, therefore space amound Condition does not exelet.

D- Flip flop ->




D- FF


gf we use only the middle two shows of the truth table of S-R con J-K FF. we obtain D-FF. gt has only one input suffered to as J input on data input. The output and

at the end of clock pulse equals the input on before the clock pulse.

Toruth table of D- FF >

19 mput	out	but !		
Dn	Onti			
0	O			
1	1	1		
		~		






T- Flip Flop _ gh a J-k Flip-blop,

To as T. FF. gh has only one input,


The steponed fo as T- input.



Touth table of T-FF =

9nput	Output
In	Onti
O	Qn
1	$\overline{\theta}_n$

For every clock bulse output a change.



A Jo J-k FF Convented into T-FF

into T FF Since S=R=1 is not allowed.

Register - A Blib-flop can store only one bit of data a 'O' on a 'I', It is neferred to as a single bit negistere when more bits of data are stored, a number of FFs are used . A significan is a set of FFs used to Store binary data. The Storage Capacity of snegister is the number of bits (1s and Os) of digital data it Can netain. Loading may be sporial on Panallel. In serial loading, data is tenansferred into register in serial form, ie one bit at a time whereas parallel loading whereas the data tenansferred into snegister in parallel from meaning that all the FFs are toriggored into their new States at same time.

A siegistor may output data either in Serial form. Serial output means that the data is torqueformed out of negister, one bit at a time serially. Parallel output means that the entire data stoned in the siegister is available in parallel form, and can be transferred out at same time.

Data tonangmission in shift negister -

A number of FFs Connected together Such that data may be shifted into and shifted out of them is called a shift origister. Data may be shifted into on out of origister either in Serial form out of origistor either in Serial form on basallel form, So their ance four basic type of shift origister


(1) Serial in serial out

(11) Social in parallel out


(111) Parallel in social out

(W) Parallel in Parallel out

(1) Sevial in Sevial Out Shift negister, ,
This type of shift negister accepts data
sevially i.e. one bit at a time and
also output data sevially.




(2) Sevial in Pavallel out shift negister




In this type of negister, the data bits are entered into negister senially but data stored in negister is shifted out in parallel stored in negister is shifted out in parallel form. Once data bit are stored, each bits appears on its new pective output line bits appears on its new pective output line ond all bits are available simultaneously. Ond all bits are available simultaneously, and then than on a bit by bit tags as with serial output.

(3) Parallel in Serial Out shift negrister

The data bits are entered simultaneously into their merpective Stages on parallel lines, nather than on a bit by bit basis on one line as with serial data inputs but data are townsferred out of negister serially lie. On a bit by bit basis on single line




af



The data entered into enegister in barallel form and also data is taken out of enegister in barallel form.

Analysis of a clocked sequential circuit describes what a given circuit will do under certain operating conditions. The behavious of a clocked sequential is determined from the inputs, the output and next state both are a function of the inputs ox Present state. The analysis of a sequential circuit consists of obtaining a table or diagram for the time sequence of inputs, autputs and internal state A logic diagram is recognized as a clocked sequential circuits if it includes flip-flops with clock inputs. The logic diagram may or may not include combinational logic gates.

state Equation: A state equation (transition equation) specifies the next state as a function of the present state and inputs.



D input determines the next state value. so

$$A(t+1) = A(t)x(t) + B(t)x(t) = Ax + Bx$$

 $B(t+1) = A'(t)x(t) = A'x$

The left side of equation, denotes the next state of the flip-flop one clock edge later. The right side of the equation specifies the present state and input condit that make the next state equal to 1.

The present state value of the output can be expressed as $Y(t) = [A(t) + B(t)] \chi'(t)$ $= (A+B) \chi'$

State Table: -

the time sequence of inputs, outputs and flip-flop states can be enumerated in a state table (transition table).

Present	Input	Next	output	Source Journal	
AB	×	AB	Υ'		
00	0	0 0	0		
00	1	01	0		
0 1	0	00	1		
0 1	1/11	1 1	0		
1.0	0	00	1		
10	1	1 0	0		
4 1	0	00	1		
7-1	2 10	1 0			
			-		

Reduced state Table:


represented graphically in the form of a state diagram For this purpose it is convenient to exp design a reduced state table. The input conditions are enumerated under the next state and output Sections.

diagram: In state diagram, a state is represented by a circle, and the transitions between states are indicated by directed likes Connecting the circles. Each line originates at a present state and terminates at a next state, depending on the input applied when the circuit is in the present state. The state diagram provid the same information as the state table. The binary number inside each circle identifies the state of the flip-flops. The directed lines are seperated lebeled with two binary numbers seperated by a slash. The input value during the Present state is lebeled first and the number aft the slash gives the output during the present sto with the given input.

Summary of analysis of Clocked Sequential circuit

Algebric

Circuit diagram -> Equations -> state table -> diagra



(State diagram)

the in tolling payment of chorrect sequential in with

ments that not sentence to another the time to

e and the first of the second of the second

The Alice of