

Time
100 ns
200 ns
300 ns
400 ns
clk
pc_out[31:0]
00000000
000+
00000006
00000013
00000015
00000017
0000001D
0000001F
fetch_valid
dmem_req
dmem_we
dmem_addr[7:0]
05
07
00
64
08
67
2A
37
AA
4D
03
7B
58
F6
02
C8
01
dmem_ready
commit_valid
commit_rd[4:0]
01
02
03
04
05
06
07
08
0A
0B
0C
0D
0E
0F
10
16
11
commit_data[31:0]
FFF+
00000007
0000000C
core_halted
core_sleeping
core_clk_en