

Tutorial – Cadence Innovus

Dae Hyun Kim

EECS
Washington State University

Cadence Innovus

- Used for automatic physical design (P&R)
- Performs
 - Floorplanning
 - Placement
 - Clock-tree synthesis (CTS)
 - Routing
 - Optimization
 - Analysis (timing, power, ...)
 - ...




Tutorial

- Download the following file into your work directory.
 - wget http://eecs.wsu.edu/~daehyun/teaching/2023_EE434/lab/tutorial innovus.zip
- Unzip it.
- Source
 - source ictools_generic.sh
 - source cadence_innovus.sh
- How to run Innovus
 - Innovus
- GUI: We will use GUI, so you should enable it.



Benchmark

- VQS64_4 (four-input 64-bit pipelined quick sort)
 - input [63:0] mX1, mX2, mX3, mX4; // four input data
 - input mCLK; // clock
 - output [63:0] mY1, mY2, mY3, mY4; // four output data






Physical

- 1. Chip outlining
- 2. P/G network design
- 3. Placement
- 4. Pre-CTS optimization
- 5. CTS
- 6. Post-CTS optimization
- 7. Routing
- 8. Post-routing optimization





- Run Innovus.
 - innovus
- See the terminal window. It's similar to Synopsys DC. You can use the GUI or the terminal to do something.





- Click "File" → "Import Design...".
 - (The GUI might be a bit slow, so be patient.)
- In the "Design Import" window, click "Load…" and choose "VQS64_4_m.globals". This will automatically fill up the settings. Then, click "OK".









- See the terminal for Innovus messages. There might be some Warning messages. You can ignore them.
- In the Innovus main window, press "f" to see the outline of the layout.
- Innovus automatically computes and prepares the layout area.
- Let's modify the layout area.
- In the main window, click "Floorplan" → "Specify Floorplan...".
- Set the core utilization to 0.6.
- Set the core-to-left, core-to-top, core-to-right, and core-to-bottom to 5.0.
- Then, click OK. (See the next page)







Now, you will see the following window.






How to Save the Design

- Let's save the current design.
- In the terminal, run the following command to save the current design into "test_01_floorplan.enc".
 innovus #> saveDesign test_01_floorplan.enc
- Later on, you can load the design as follows.
 - Run Innovus, click File → Restore Design → Data Type: Innovus → select the .enc file.




Click "Power" → "Power Planning" → "Add Rings…".






Fill in the input boxes as shown in the previous page and click OK.
 Now you can see the power and ground rings.






Zoom in the top-left corner (Mouse right click – hold – drag – release). As shown below, the outer ring is VSS and the inner ring is VDD. Blue: Metal 1. Red: Metal 2. Zoom in the via arrays.





The "X" squares are vias connecting the M1 and M2 wires.





Press "f" to zoom out to the full design.

Now, we will draw power/ground stripes to connect the P/G rings to


standard cells.

Click "Route" → "Special Route...".






P/G network






- saveDesign test_02_pg.enc
- Zoom in the following area.






As you see, the P/G stripes are alternating between VDD and VSS.
 See the vias.






- Let's add some more settings to the design for P/G network.
- "Power" → "Connect Global Nets..."
- Fill in the blanks and click "Add to List".






Repeat it for the followings.






After that, it should look like this.



- Now, click "Apply".
- Then close the window (click "Cancel" or "X").




- Let's place the instances (cells).
- In the main window, click "Place" → "Place Standard Cell".
- In the "Place" window, click "Mode".





 Turn on "Place IO Pins". Set the "Specify Maximum Routing Layer" to 6. We will use only six metal layers. Click OK. In the "Place" window, click OK.





- It shows placement and trialRoute results. trialRoute is just a quick routing for an estimation of some design metrics.
- See the terminal. It shows some more information.
 - Total wire length: 32,540.21um

```
Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 8752
Layer2(metal2)(V) length: 1.563008e+04um, number of vias: 12901
Layer3(metal3)(H) length: 1.402659e+04um, number of vias: 355
Layer4(metal4)(V) length: 1.713939e+03um, number of vias: 108
Layer5(metal5)(H) length: 8.258645e+02um, number of vias: 46
Layer6(metal6)(V) length: 3.437350e+02um, number of vias: 19
Total length: 3.25402le+04um, number of vias: 22181
```

- Save it.
 - saveDesign test_03_pl.enc

Click this button if you don't see the layout.

```
File View Edit Partition Roomplan Power Place ECO Clock Boute Timing Verity PVS Tools Windows Flows Help Carles Course

Layout Carles Course

All Colors


All Colo
```




O ZO I/C/U Let's zoom in. File View Edit Partition Floorplan Power Place ECO Clock Route Timing Verify PVS Tools Windows Flows Help U4486 **VDD** rC4 [eg[11] g[12]



Click a wire and press 'q'. You will see a property window.








Visibility

- Let's see the placement result only.
- Turn off the following check-box to turn off the visibility of the wires.






Static Timing Analysis

- Run the following command to turn off SI-awareness.
 - innovus #> setDelayCalMode -siAware false
- Then, run the following command to analyze setup time.
 - innovus #> timeDesign –preCTS
 - preCTS means "before Clock-Tree-Synthesis (CTS)". A clock tree is designed after placement.
- It will show the following summary:



Static Timing Analysis





Static Timing Analysis

- Run the following command to check the longest path.
 - innovus #> report_timing
 - The clock frequency is 1GHz.

```
Path 1: VIOLATED Setup Check with Pin rC2_reg[62]/CK
Endpoint: rC2 reg[62]/D (^) checked with leading edge of 'myCLK'
Beginpoint: mX2[1]
                        (^) triggered by leading edge of '@'
Path Groups: {myCLK}
Analysis View: VViewl
Other End Arrival Time
                              0.000
                                          F/F setup time (48ps)
- Setup
                              0.048
+ Phase Shift
                                             Clock period
= Required Time
                                             RT (T_{CLK} - T_S)
  Arrival Time
                                                      Slack (=RT - AT)
= Slack Time
                             -3.012
    Clock Rise Edge
                                        0.000
    + Input Delay
                                       0.000
     = Beginpoint Arrival Time
       Instance
                       Arc
                                  Cell
                                           | Delay | Arrival | Required
                                                      Time
                                                                Time
                   mX2[1] ^
                                                       0.000
                                                                -3.012
```




4. Pre-CTS Optimization

- Now, since the design violates the timing constraints, let's optimize
 it. (Notice that we can still try to optimize it to reduce power even if it
 satisfies the timing constraints.)
- Run the following command to optimize the design before CTS.
 - innovus #> optDesign –preCTS
- (This will take some time, up to several minutes depending on the machine you are working in).
- After Pre-CTS optimization is done, you will see the following result:



4. Pre-CTS Optimization

Pre-CTS optimization





4. Pre-CTS Optimization

saveDesign test_04_prectsopt.enc



5. Clock Tree Synthesis (CTS)

- Run the following command to run CTS.
 - innovus #> create_ccopt_clock_tree_spec
 - innovus #> get_ccopt_clock_trees *
 - myCLK (You will see this.)
 - innovus #> set_ccopt_property_target_max_trans_0.05
 - Max. transition time at a clock pin is 50ps.
 - innovus #> set_ccopt_property_target_skew_0.02
 - Clock skew is 20ps.
 - innovus #> ccopt_design




5. Clock Tree Synthesis (CTS)


saveDesign test_05_cts.enc



Timing Analysis

- Run the following command to check timing.
 - timeDesign -postCTS






Before CTS After CTS



5. Clock Tree Synthesis (CTS)


How to show the clock tree





6. Post-CTS Optimization

- Although we already satisfied the timing without any further optimization after CTS, we will run post-CTS optimization.
 - innovus #> optDesign -postCTS






6. Post-CTS Optimization

- saveDesign test_06_postctsopt.enc
- So far, we have done
 - Placement
 - CTS
- Now we will route the nets.



7. Routing

- Click "Route" → "NanoRoute" → "Route...".
- Make sure that the top layer is "6". If not, set it to 6.
- Click OK.






7. Routing

- Routing result.
- See the log.

- WL: 35,172um

```
#Post Route wire spread is done.
#Total number of nets with non-default rule or having
#Total wire length = 31549 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 1299 um.
#Total wire length on LAYER metal2 = 13043 um.
#Total wire length on LAYER metal3 = 12676 um.
#Total wire length on LAYER metal4 = 3314 um.
#Total wire length on LAYER metal5 = 910 um.
#Total wire length on LAYER metal6 = 307 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 19082
#Up-Via Summary (total 19082):
```





Timing Analysis

- Run the following command to check timing.
 - timeDesign -postRoute

timeDesi	ign Su	ımmary					
etup views includ Viewl	ded:						
Setup mode		all	reg2reg def		default	:	
TNS (r Violating Pat	ns): ths:	768	0.6 0.6	900 9 12	•	 	
DRVs -	 	Real					Total
UNVS -	Nr nets(terms)			Wors	st Vio	Nrn	ets(terms)
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)			0.000 0.000 0			0 (0) 0 (0) 0 (0) 0 (0)
ensity: 61.070%							



- Although we've already satisfied the timing without any further optimization after routing, we will run post-routing optimization.
- Well, let's get PPA before that.
 - innovus #> report_area

```
innovus 18> report_area
Hinst Name Module Name Inst Count Total Area

VQS64_4 2663 5467.896
```

– innovus #> report_power

```
* Power Units = 1mW

* Time Units = 1e-09 secs

* Total Power

Total Internal Power: 6.30258075 65.7817%


Total Switching Power: 3.16562666 33.0405%

Total Leakage Power: 0.11284297 1.1778%


Total Power: 9.58105038
```

- Now, let's optimize the design.
 - innovus #> optDesign –postRoute





Before postRoute opt.



After postRoute opt.



Area and power (before)

```
innovus 18> report area
    Hinst Name
                     Module Name
                                                                Total Area
                                          Inst Count
VQS64 4
                                                 2663
                                                                  5467.896
               Power Units = lmW
               Time Units = 1e-09 secs
       Total Power
       Total Internal Power:
                                     6.30258075
                                                           65.7817%
       Total Switching Power:
                                     3.16562666
                                                            33.0405%
       Total Leakage Power:
                                     0.11284297
                                                            1.1778%
       Total Power:
                                     9.58105038
```

Area and power (after)

innovus 22> report Hinst Name	_area Module Name	Inst Count	Total Area
VQS64_4		2663	5467.896

Total	Power		
Total Total	Internal Power: Switching Power: Leakage Power: Power:	6.30263487 3.16561527 0.11284297 9.58109311	65.7820% 33.0402% 1.1778%



saveDesign test_08_postrouteopt.enc

Done



9. Verification











9. Verification

In the main menu, Verify → Very DRC. Click OK. (DRC: Design Rule

Check)

```
VERIFY DRC ..... Starting Verification
VERIFY DRC ..... Initializing
VERIFY DRC ..... Deleting Existing Violations
VERIFY DRC ..... Creating Sub-Areas
VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {0.000 0.000 54.000 51.840} 1 of 4
VERIFY DRC ..... Sub-Area : 1 complete 4 Viols.
VERIFY DRC ..... Sub-Area: {54.000 0.000 107.100 51.840} 2 of 4
VERIFY DRC ..... Sub-Area : 2 complete 2 Viols.
VERIFY DRC ..... Sub-Area: {0.000 51.840 54.000 102.480} 3 of 4
VERIFY DRC ..... Sub-Area : 3 complete 1 Viols.
VERIFY DRC ..... Sub-Area: {54.000 51.840 107.100 102.480} 4 of 4
VERIFY DRC ..... Sub-Area : 4 complete 7 Viols.
Verification Complete : 14 Viols.
Violation Summary By Layer and Type:
                        MetSpc
                               CutSpc
                                         Totals
      metal2
      metal6
      via6
      metal7
      Totals
```

- There are some violations, but we will ignore them.
- (In the real world, we run DRC with the most accurate design rule files.)



9. Verification

In the main menu, Verify → Very Connectivity. Click OK.

```
innovus 28> innovus 28> VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY *******
Start Time: Sun Mar 29 15:08:03 2020

Design Name: VQS64_4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (107.1000, 102.4800)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary
Found no problems or warnings.
End Summary
End Time: Sun Mar 29 15:08:03 2020
Time Elapsed: 0:00:00.0

********* End: VERIFY CONNECTIVITY ***********
Verification Complete: 0 Viols. 0 Wrngs.
```

