Database: studyhelp, Table: mcq, Purpose: Dumping data

cq id   mcq cat id	mcq	op1	op2	
4	2 Which among the following is the disadvantage of Half Adder?	Addition of two bits is not possible.	Addition of three bits is not possible.	Addition of three bi
	s	The position		
5 2	Full Adder is used to add .	Two one bit numbers and carry	Two two bit numbers	Two one bit numbe
	2 In Full Adder(A,B,C) , Sum = Ex or of .	A and B	A and C	B and C
	2 In Half Adder the expression for Carry is	AB	A	В
	Which among the following is not true?	Full Adder can be designed using Half Adder	Half Adder adds two single bit numbers without considering Carry.	Full Adder can not bit BCD Adder IC su
9	Half Subtractor is a Combinational Circuit with inputs and outputs.	two,one	two,three	two,two
10	2 In Half Subtractor (A,B) the Difference = ?	A EXOR B	A	В
	Full Subtractor is a Combinational Circuit with inputs and output.	three,two	two,two	three,one
	The n-Bit Parallel Adder is used to add	two binary numbers	two n-bit binary numbers	three n-bit binary n
	In BCD Adder , BCD cannot be greater than	15	9	8
	is a combinational circuit , designed to compare two n-bit binary words applied at its input.	Adder	Subtractor	Digital Comparator
	2 IC 7485 is a	4 bit Magnitude Comparator	8 bit Magnitude Comparator	2 bit Magnitude Co
	2 1- Bit Binary Comparator is a Combinational Circuit with inputs and outputs	two,three	three,three	two,two
17 3	2 One of the output of one bit binary comparator is	A <b< td=""><td>A!=B</td><td>A&gt;=B</td></b<>	A!=B	A>=B
	BCD Subtraction can be calculated using which one among the following?	6's Complement	7's Complement	8's Complement
	from	6	7	9
	While designing BCD Adder , which among the following are considered?		Sum	Sum and Carry
	2 In Look Ahead Carry , Carry Generate =?	AiBi	Ai EXOR Bi	Ai
	2 Look Ahead Carry eliminates the problem due to	interstage carry delay	borrow delay	addtion
	2 The Pi in Look Ahead Carry is called as	Carry Produced	Carry Propogate	Carry Propogation [
	2 In Full Subtractor the Difference is EX OR of	A,B,Bin	A,B	A,Bin
	Disadvantage of Half Subtractor is that it can perform subtraction of binary bits.	one	two 5	three
	2 How many 7485 IC will be required to design 24 bit magnitude comparator?	4 A. D.		
	Which among the following is not the output of IC 7485?	A>B	A=B	A <b< td=""></b<>
	2 8-bit magnitude comparator can be designed using 7485. 2 BCD Subtractor using 10's Complement Method needs 7483.	one 2	two	three
	2 In the even parity system, the added parity bit will make total number of 1's an number.	even	odd	random
31 2	is a Logic Circuit which generates parity bits for even or odd	Sequence Generator	Parity Generator	Parity Maker
	parity.	·		
	Odd Parity Generator for 3 bit binary words will give output as	EX OR of 3 bit binary words	ANDing of 3 bit Binary Words	EX NOR of 3 bit bina
	The circuit will check parity of word and produce its output.	Parity Checker	Parity Generator	Parity Maker
	2 IC 74180 is	A Parity Sequencer	A Parity Detector	A Parity Removal
	2 Expression for Carry Out in Full Adder is	AB+AC+BC	EX OR of A,B,C	AB'+A'C+BC'
	are the Ouputs of IC 74180.	?Even	?Even and ?Odd	?Odd
	2 A Combinational Circuit in BCD Adder is used to check if Sum is or Carry=	less than 9,0	less than 9 ,1	greater than 9 ,0
	Which are the Cascading Input of IC 74180?	A to H	EVEN	ODD NAND of A1 B1 an
591	2 What is the Expression for the output A=B in 2 bit Binary Comparator?	EX OR of A1, B1 and A0,B0 Cout	ANDof A1 , B1 and A0,B0 Output of First Adder	NAND of A1 , B1 ar Cout and Output of
	Which are thefollowing are the inputs to the Combinational Circuit of	Cour	o disput of 1 mot / idad.	
40	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit , for the inputs 0 , 1 the Difference= and	0,0	1,1	1,0
40 2	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit , for the inputs 0 , 1 the Difference= and Borrow=	0,0	1,1	1,0
40 2 41 2 42 2	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit , for the inputs 0 , 1 the Difference= and Borrow=  IC 7483 is having and as its outputs.  The output of Parity Checker Circuit is denoted by parity error output			
40 2 41 2 42 3 43 2	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit , for the inputs 0 , 1 the Difference= and Borrow=  IC 7483 is having and as its outputs.  The output of Parity Checker Circuit is denoted by parity error output and which is =0 when .	0,0 Difference,Borrow Error is present	1,1 Sum,Carry	1,0 Sum,Borrow
40	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit , for the inputs 0 , 1 the Difference= and Borrow=  IC 7483 is having and as its outputs.  The output of Parity Checker Circuit is denoted by parity error output	0,0 Difference,Borrow	1,1 Sum,Carry there is no error	1,0 Sum,Borrow error may be their
40 41 2 42 43 44 45 2 45	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit, for the inputs 0, 1 the Difference= and Borrow=  IC 7483 is having and as its outputs.  The output of Parity Checker Circuit is denoted by parity error output and which is =0 when  Sum and Carry both are 1 for A=_,B=_ and C=_ in Full Adder.  Cascading of two 74283 for 8 bit additions can be done using  In Full Subtractor Circuit, Difference and Borrow are 1 for which of the	0,0 Difference,Borrow Error is present 1,1,1	1,1 Sum,Carry there is no error 1,0,1	1,0 Sum,Borrow error may be their 1,1,0 Cin of one and Cou
40	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit , for the inputs 0 , 1 the Difference= and Borrow=  IC 7483 is having and as its outputs.  The output of Parity Checker Circuit is denoted by parity error output and which is =0 when  Sum and Carry both are 1 for A=_,B=_ and C=_ in Full Adder.  Cascading of two 74283 for 8 bit additions can be done using  In Full Subtractor Circuit , Difference and Borrow are 1 for which of the inputs?	0,0 Difference,Borrow Error is present  1,1,1 Cin of both IC's only	1,1 Sum,Carry there is no error  1,0,1 Cout of both IC's Only	1,0 Sum,Borrow error may be their 1,1,0
40	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit, for the inputs 0, 1 the Difference= and Borrow=  IC 7483 is having and as its outputs.  The output of Parity Checker Circuit is denoted by parity error output and which is =0 when  Sum and Carry both are 1 for A=_,B=_ and C=_ in Full Adder.  Cascading of two 74283 for 8 bit additions can be done using  In Full Subtractor Circuit, Difference and Borrow are 1 for which of the	0,0  Difference,Borrow Error is present  1,1,1 Cin of both IC's only  (0,0,1),(0,1,0),(1,0,1)	1,1  Sum,Carry there is no error  1,0,1 Cout of both IC's Only  (0,0,1),(0,1,0),(1,1,1)	1,0 Sum,Borrow error may be their 1,1,0 Cin of one and Cou (0,0,1),(0,1,1),(1,1
40	BCD adder using 4 bit binary adder?  In Half Subtractor Circuit , for the inputs 0 , 1 the Difference= and Borrow=  IC 7483 is having and as its outputs.  The output of Parity Checker Circuit is denoted by parity error output and which is =0 when  Sum and Carry both are 1 for A=_,B=_ and C=_ in Full Adder.  Cascading of two 74283 for 8 bit additions can be done using  In Full Subtractor Circuit , Difference and Borrow are 1 for which of the inputs?  Which are the Parity Input of IC 74180?	0,0  Difference,Borrow Error is present  1,1,1 Cin of both IC's only  (0,0,1),(0,1,0),(1,0,1) A to H	1,1  Sum,Carry there is no error  1,0,1 Cout of both IC's Only  (0,0,1),(0,1,0),(1,1,1)  EVEN	1,0 Sum,Borrow error may be their 1,1,0 Cin of one and Cou (0,0,1),(0,1,1),(1,1

Database: studyhelp, Table: mcq, Purpose: Dumping data

51	<ul> <li>2 Even Parity Generator for 3 bit binary words will give output as</li> <li>2 In the odd parity system , the added parity bit will make total number of 1's an number.</li> <li>2 How many 7485 IC will be required to design 5 bit magnitude comparator?</li> </ul>	EX OR of 3 bit binary words  even	ANDing of 3 bit Binary Words	EX NOR of 3 bit bir
53 54 55 56 57	1's an number.  2 How many 7485 IC will be required to design 5 bit magnitude comparator?	even	odd	
54 55 56 57	2 How many 7485 IC will be required to design 5 bit magnitude comparator?		odd	random
55 56 57		two	one	three
56 57	2 How many 74180 IC will be required to use it as 10 bit even parity generator?	one	two	three
57	2 Which component can be used to route multiple data over a single line	Encoder	Multiplexer	Decoder
	2 How many minimum number of NAND gate are required for realizing a 4 X 1 mux	1	2	5
58	2 is also acts like a digitally controlled single pole, multiple way switch	Mulitplexer	Ecoder	Decoder
	2 If n=4 hence the nunmber of select lines m required by the multiplxer is	1	2	3
59	The IC no for 4:1 MUX with output same as input is	74157	74153	74352
60		S	E'	E
61	Z TOTA TOX HAVE HAMBET OF SCIECE INTES	2	3	4
62		Mulitplexer		ADC
63		74158	74150	74157
64		74158	74150	74157
65		same as input	inverted output	complementary of
66	2 number of select lines are required for selecting the data pins when two 8:1 MUX are cascaded.	4	2	3
67		8:1 MUX	2:1 MUX	4:1 MUX
60	2 device is used to distribute the received input over covered outputs	Domoultinlover	Multiplayer	A mam lift or
68 69		Mulitplexer	Multiplexer Decoder	Amplifier Demultiplexer
70	multiplexing system  3 Which digital system has n number of input lines and m number of output lines.	Encoder	Multiplexer	Decoder
71		1 and 2	1	2
72		Priority	Decimal to BCD	Octal to Binary
73 74	3 74148 is of priority encoder.	Decimal to BCD	,	BCD to Decimal
75		8,3 Demultiplexer	3,8 Decoder	2,8 Multiplexer
76				both a and b
77		BCD to seven segment 10	30	20
78	3 In multiplexed display the segment current is raised to about mA.	10	30	20
79		7448 / 74248	7447 / 74247	both a and b
80	3 Active low open collector output and maximum voltage 30V and max	7446 / 74246	7447 / 74247	7448 / 74248
81	current sinking capability 40 mA are the specification of IC no  3 Active low open collector output, maximum voltage 15V and max current		7448 / 74247	7449 / 74248
	40 mA are the specification of IC no			
82	current 604 mA are the specification of IC	7448 / 74246	7447 / 74247	7448 / 74248
83		4-bit	2-bit	3-bit
84	3 The function of MUX is :	to decode information	to select 1 out of N input data sources and to transit it to single channel	to transit data on
85	3 A combinational logic circuit which generates a particular binary word or number is		Multiplexer	Encoder
86	3 Which of the following circuit can be used as serial to parallel convertor?	Digital Counters	Multiplexer	Demultiplexer
87		n	n-1	both a and b
88	3 A logic circuit which is used to change a BCD number to an equivalent decimal number is	Decoder	Encoder	Multiplexer
89		Counter	Shift Registers	Combinational Ci
90	3 The max number of outputs for a decoder with 6-bit daat word would be		6	24
91	3 A 4 X 2 encoder uses the following priorities I1 I3 I0 I2 (highest to lowest) if the encoded bits are Y1 Y0 What is the expression for Y1	11 + 13' 10	l1 + l3	11 + 12 + 13
92	(MSB) 3 A DEMUX is used to	route the data from single input to one of many output	select data from several input and route it to single	perform serial to
93		Y / B	output X / A	X / B
	enable  3 Match the following: i) MUX  1) Sequential memory	i-3, ii-4, iii-1, iv-2 number: 2/3	i-4, ii-3, iii-1, iv-2 Oct 07, 2021 at	: 2 :: 4 ::: 2 :- 1

## Database: studyhelp, Table: mcq, Purpose: Dumping data

mcq_id		op1	op2	
	ii) DEMUX 2) converts decimal to binary iii) shift			
	registers 3) data selector iv) Encoder			
	4) routes out many data output with single input			
95	3 Match the following : i) Encoder 1) one to many ii)	i-1, ii-2, iii-3	i-3, ii-1, iii-2	i-1, ii-2, iii-3
	DEMUX 2) Some to many iii)			
	Decoder 3) Many to some			
96	3 The number of functions that can be realized by a decoder is restricted	fanout capacity	number of gates	both a and b
	by			
97	3 Match the following : i) Encoder 1) HUB ii) DEMUX	i-2, ii-1, iii-3	i-3, ii-1, iii-2	i-1, ii-3, iii-2
	2) interrupt services iii) PLA			
	3) Minimizations			
98	3 A multiplexer having 32-bit data input lines needs select lines	5	3	4
99	3 MUX is used as data selector to select out of many data inputs.	one	two	three