

SMART-V Documentation

RI5CY-based Implementation with RTOS-tailored Memory
Protection.

Still work-in-progress

Maja Malenko
malenko@student.tugraz.com
malenko.maya@gmail.com

January 2022

1 Overview

This *RISC-V* implementation is a modified version of the *RI5CY* core¹. It has a 32-bit 4-stage single-issue pipeline with an in-order schedule.

Some modules from the original *RI5CY* implementation which are not important for my concept² are removed, e.g., hardware loops, post-incremental load and store, additional ALU instructions not part of the standard ISA, performance counters, debug unit, floating point unit, and tracer. Thus, only the basic RV32IM version is kept.

The PMP Unit, as implemented in the *RI5CY* project is completely removed, and is substituted with a new MPU unit, specifically tailored for my PhD Thesis. [\[MM: More description\]](#)

The purpose of this specification is only to show some basic Test Cases implemented completely in assembly and tackling some basic RISC-V design concepts. They are described in details in Section 3, along with the simulation waveforms and explanation of the most relevant pipeline signals. The description is aimed to help developers who have just started using a *RISC-V* core, and particularly the *RI5CY* implementation (including the CV32E40P CORE-V from OpenHW), to better understand its internals.

Note:

2 Toolchain

This section discusses the prerequisites for compiling, linking, and simulating the Test Cases from Section 3.

2.1 Makefile

Makefile for the test cases:

Makefile for the core:

Analyze/Compile: **xvlog** and **xvhdl** parse Verilog and VHDL files and store the parsed files into an HDL lib. *in xsim.dir/work/*.sdb*

Elaborate: **xelab** loads all sub-design units for a given top-level unit, performs static elaboration, and links the generated executable code with the simulation kernel to create an executable simulation snapshot. *in xsim.dir/snapshot ... xsimk*

Simulate: xsim loads a simulation snapshot in an interactive simulation environment.

In order to have a meaningful description of the registers, the testbench instantiates all 32 of them.

¹github

²my phd

2.2 Linker Script

The Linker Script (link.ld) is set in accordance to our OS memory model as well as the memory controller (memory_controller.sv). Both can be changed accordingly.

Listing 1: Example Linker Script

```
1 OUTPUT_ARCH ("riscv")
2 ENTRY(_start)
3 SECTIONS
4 {
5   .text :
6   {
7     . = 0x100;
8     *(.vector_user)
9     . = 0x11c;
10    *(.vector_timer_int)
11    . = 0x1C0;
12    *(.vector_machine)
13    . = 0x200;
14    *(.start)
15    *(.text)
16  }
17  .rodata :
18  {
19    . = 0x1000;
20    *(.rodata)
21  }
22  .data :
23  {
24    . = 0x400000;
25    *(.data)
26  }
27 }
```

3 Test Cases

3.1 Basic ALU operation with forwarding and load-use data hazard

Listing 2: Forwarding and load-use hazard

```

1  .text
2  .globl _start
3  _start:
4      li a5, 5
5      li a4, 3
6      add a5, a5, a4
7      sub a4, a5, a4 #a5 forwarded from EX
8      nop
9      lw a5, x
10     add a4, a4, a5 #load-use data hazard
11     nop
12
13 .section .rodata
14 x: .word 0x2
15
16 forward.elf:      file format elf32-littleriscv
17 Disassembly of section .text:
18 00000000 <_start-0x200>:
19 ...
20 00000200 <_start>:
21 200:    00500793          li      a5,5
22 204:    00300713          li      a4,3
23 208:    00e787b3        add     a5,a5,a4
24 20c:    40e78733        sub     a4,a5,a4
25 210:    00000013        nop
26 214:    00001797        auipc   a5,0x1
27 218:    0107a783        lw      a5,16(a5) # 1224 <x>
28 21c:    00f70733        add     a4,a4,a5
29 220:    00000013        nop

```




Figure 1: Forward

3.3 Function Call

[MM: Maybe try one with parameter passing]

Listing 4: Function Call, jalr

```

1  .text
2  .globl _start
3  _start:
4      jal ra, fun
5      li a4, 9
6      nop
7      nop
8      nop
9  fun:
10     addi a5, x0, 7
11     jalr x0, ra #return
12     addi a5, x0, 15
13     nop
14
15  jalr.elf:      file format elf32-littleriscv
16  Disassembly of section .text:
17  00000000 <_start-0x200>:
18  ...
19  00000200 <_start>:
20      200:  014000ef      jal      ra,214 <fun>
21      204:  00900713      li      a4,9
22      208:  00000013      nop
23      20c:  00000013      nop
24      210:  00000013      nop
25
26  00000214 <fun>:
27      214:  00700793      li      a5,7
28      218:  00008067      ret
29      21c:  00f00793      li      a5,15
30      220:  00000013      nop

```




Figure 3: Function Call

3.5.2 Store and Load

Listing 6: Loads after Stores

```

1 .text
2 .globl _start
3 _start:
4     li a5, 2
5     li a4, 3
6     la a3, x
7     sw a5, 0(a3)
8     sw a4, 4(a3)
9     lw a5, 4(a3)
10    lw a4, 0(a3)
11    nop
12 .data
13     x: .word
14
15 stores.elf:      file format elf32-littleriscv
16 Disassembly of section .text:
17 00000000 <_start-0x200>:
18 ...
19 00000200 <_start>:
20      200:    00200793          li      a5, 2
21      204:    00300713          li      a4, 3
22      208:    00401697      auipc     a3, 0x401
23      20c:    01c68693      addi     a3, a3, 28 # 401224 <x>
24      210:    00f6a023      sw      a5, 0(a3)
25      214:    00e6a223      sw      a4, 4(a3)
26      218:    0046a783      lw      a5, 4(a3)
27      21c:    0006a703      lw      a4, 0(a3)
28      220:    00000013      nop

```




Figure 5: Loads after Stores

3.7 MRET and ECALL

mstatus Register.

With **mret** the core jumps to the address previously stored in **mepc**, and changes the privilege level to user, and enables the interrupts. [MM: Enabling the interrupts is my modification in the `cs_registers.sv`]

From the Privilege Spec: 'The MRET instruction is used to return from traps in M-mode. When executing an MRET instruction, supposing MPP holds the value U, MIE is set to MPIE; the privilege mode is changed to U; MPIE is set to 1; and MPP is set to U (or M if user-mode is not supported).'

Listing 8: mret

```

1 csr_restore_mret_i: begin //MRET
2     mstatus_n.mie = mstatus_q.mpie; // on init mpie holds 1
3     priv_lvl_n    = PRIV_LVL_U;      // and mpp holds U-mode
4     mstatus_n.mpie = 1'b1;
5     mstatus_n.mpp  = PRIV_LVL_U;
6 end

```

After **ecall** the core jumps to the address stored in **mtvec**. At the same time the address of the **ecall** instruction is saved by the core in **mepc**.

From the Privilege Spec: 'MPIE holds the value of the interrupt-enable bit active prior to the trap, and MPP holds the previous privilege mode. The MPP fields can only hold privilege modes up to M, so MPP is two bits wide, SPP is one bit wide, and UPP is implicitly zero. When a trap is taken from privilege mode U into privilege mode M, MPIE is set to the value of MIE; MIE is set to 0; and MPP is set to U.'

Listing 9: ecall

```

1 priv_lvl_n    = PRIV_LVL_M;
2 mstatus_n.mpie = mstatus_q.mie;
3 mstatus_n.mie  = 1'b0;
4 mstatus_n.mpp  = PRIV_LVL_U;
5 mepc_n         = exception_pc;
6 mcause_n       = csr_cause_i;

```

Listing 10: mret

```

1  .section .vector_user #jump here after exception
2      j      vector_u
3  .text
4
5
6  .globl _start
7  _start:
8      li t0, 0x100
9      csrw mtvec, t0
10     la t0, user_mode #where to go after mret
11     csrw mepc, t0
12
13     mret #jump to the address in mepc
14     li a5, 7
15     nop
16
17 .globl user_mode
18 user_mode:
19     li a5, 5
20     ecall #jump to the address in mtvec
21     nop
22
23 .globl vector_u
24 vector_u:
25     li a5, 7
26     mret
27     nop
28
29
30 mret.elf:      file format elf32-littleriscv
31
32
33 Disassembly of section .text:
34 00000000 <_start-0x200>:...
35 100:    12c0006f          j          22c <vector_u>
36 ...
37 00000200 <_start>:
38 200:    10000293          li          t0,256
39 204:    30529073          csrw        mtvec,t0
40 208:    00000297          auipc       t0,0x0
41 20c:    01828293          addi        t0,t0,24 # 220 <user_mode>
42 210:    34129073          csrw        mepc,t0
43 214:    30200073          mret
44 218:    00700793          li          a5,7
45 21c:    00000013          nop
46
47 00000220 <user_mode>:
48 220:    00500793          li          a5,5
49 224:    00000073          ecall
50 228:    00000013          nop
51
52 0000022c <vector_u>:
53 22c:    00700793          li          a5,7
54 230:    30200073          mret
55 234:    00000013          nop

```




Figure 7: mret




Figure 8: ecall, Note mepc is changed

3.8 Interrupts

`mstatus[MIE] == 1` and `mie == 1`

highest ID = highest priority, MTI has lowest priority: `irg_i[31]`, `irg_i[30]`, ..., `irg_i[16]`, `irg_i[11]`, `irg_i[3]`, `irg_i[7]`

3 Machine software interrupt

7 Machine timer interrupt

11 Machine external interrupt

0, 4, 8 User interrupts

1, 5, 9 Supervisor interrupts

15-12, 10, 6, 2 Reserved for future standard use

≥ 16 Reserved for platform use

[MM: Rewrite this part, better!]

We first enable the timer interrupt in **mie** register and set a value in **mtimecmp** register. When the value in **mtimecmp** register becomes equal to the value in **mtime** register,




Figure 9: mret, Note it jumps to the changed mepc

mtimer_expired signal becomes active, but the timer interrupt is only generated when the core is in U-mode (when mie bit in **mstatus** register is '1').

The core jumps to the timer exception address, i.e., 0x11c (see linker script) and from there as indicated in the assembly it jumps to the timer ISR (*timer_isr*). We clear the timer bit in the **mip** by writing to the **mtimecmp** register. We set it again, 15 cycles more than the current timer value. The whole sequence gets repeated. [MM: Note that we do not write to the **mtimecmpH**, so the code will work with 32-bit timer value]

Listing 11: Timer

```

1  .section .vector_user #jump here after exception
2      j      vector_u
3
4  .section .vector_timer_int
5      j      timer_isr
6
7  .text
8  .globl _start
9  _start:
10     li t0, 0x100
11     csrw mtvec, t0
12     la t0, user_mode #where to go after mret
13     csrw mepc, t0
14
15     #timer-related instructions:
16     li a4, 25
17     li a5, 0
18     csrw 0x322, a5
19     csrw 0x321, a4 #write to mtimecmp
20     li a4, 0x80
21     csrs mie, a4 #enable timer interrupt
22
23     mret #jump to the address in mepc
24     nop
25
26 .globl user_mode
27 user_mode:
28     ecall #jump to the address in mtvec
29     nop
30
31 .globl vector_u
32 vector_u:
33     mret
34     nop
35
36 .globl timer_isr
37 timer_isr:
38     csrr t0, 0xb01 #mtime
39     add t0, t0, 15
40     csrw 0x321, t0 #add several cycles
41     mret
42
43 mret.elf:      file format elf32-littleriscv
44 Disassembly of section .text:
45 00000000 <_start-0x200>:
46 ...
47 100:      13c0006f          j          23c <vector_u>
48 ...
49 11c:      1280006f          j          244 <timer_isr>
50 ...
51
52 00000200 <_start>:
53 200:      10000293          li          t0,256
54 204:      30529073          csrw        mtvec,t0
55 208:      00000297          auipc       t0,0x0
56 20c:      02c28293          addi        t0,t0,44 # 234 <user_mode>
57 210:      34129073          csrw        mepc,t0

```

```

58 214:    01900713      li      a4,25
59 218:    00000793      li      a5,0
60 21c:    32279073      csrw    0x322,a5
61 220:    32171073      csrw    0x321,a4
62 224:    08000713      li      a4,128
63 228:    30472073      csrs    0x304,a4
64 22c:    30200073      mret
65 230:    00000013      nop
66
67 00000234 <user_mode>:
68 234:    00000073      ecall
69 238:    00000013      nop
70
71 0000023c <vector_u>:
72 23c:    30200073      mret
73 240:    00000013      nop
74
75 00000244 <timer_isr>:
76 244:    b01022f3      csrr    t0,0xb01
77 248:    00f28293      addi    t0,t0,15
78 24c:    32129073      csrw    0x321,t0
79 250:    30200073      mret

```




Figure 10: Timer Expired an timer interrupt




Figure 11: TimerISR and reprogram

3.9 GPIO

Listing 12: GPIO Led on

```

1  .text
2  .globl _start
3  _start:
4      li a5, 0x1
5
6      lui a6, %hi(8388864) #GPIO_OUT = 0x00800100 = 8,388,864 dec
7      addi a6, a6, %lo(8388864)
8
9      sw a5, 0(a6)
10     li a5, 0
11     loop:
12     beq x0, a5, loop
13
14
15
16 gpio.elf:      file format elf32-littleriscv
17 Disassembly of section .text:
18 00000000 <_start-0x200>:
19 ...
20 00000200 <_start>:
21 200:    00100793          li      a5,1
22 204:    00800837          lui     a6,0x800
23 208:    10080813          addi    a6,a6,256 # 800100 <loop+0x7ffeec>
24 20c:    00f82023          sw      a5,0(a6)
25 210:    00000793          li      a5,0
26 00000214 <loop>:
27 214:    00f00063          beq     zero,a5,214 <loop>

```




Figure 12: GPIO led0 on

Listing 13: GPIO Led on after switch on

```

1  .text
2  .globl _start
3  _start:
4
5      lui a6, %hi(8388864) #GPIO_OUT = 0x00800100 = 8,388,864 dec
6      addi a6, a6, %lo(8388864) s
7
8      lui a4, %hi(8388868) #GPIO_IN = 0x00800104 = 8,388,868 dec
9      addi a4, a4, %lo(8388868)
10
11     li t0, 0
12     loop:
13     lw a5, 0(a4) #get the value from the switches
14     sw a5, 0(a6) #turn the corresponding leds on
15     beq x0, t0, loop
16
17
18 gpio.elf:      file format elf32-littleriscv
19 Disassembly of section .text:
20 00000000 <_start-0x200>:
21 ...
22 00000200 <_start>:
23 200: 00800837      lui      a6,0x800
24 204: 10080813      addi     a6,a6,256 # 800100 <loop+0x7ffeec>
25 208: 00800737      lui      a4,0x800
26 20c: 10470713      addi     a4,a4,260 # 800104 <loop+0x7ffef0>
27 210: 00000293      li       t0,0
28
29 00000214 <loop>:
30 214: 00072783      lw       a5,0(a4)
31 218: 00f82023      sw       a5,0(a6)
32 21c: fe500ce3      beq      zero,t0,214 <loop>

```

3.10 UART

[MM: Read the vscale ppt, the transmitted bit figure might be wrong]

Listing 14: GPIO Led on after switch on

```

1  .text
2  .globl _start
3  _start:
4      #UART_CTRL = BAUD_DIV << 16;
5      lui      a5,0x800
6      addi a5,a5,512 # 800200 -> UART_CTRL
7
8      #0x1b10 => baud rate
9      lui      a4,0x1b10
10     sw       a4,0(a5)
11
12
13     #while(UART_STATUS & 0x0200);
14     #0x200 = 001000000000
15     #while (tx_full);
16
17
18     loop: lui a5,0x800
19     addi a5,a5,516 # 800204 ->
20
21     lw      a5,0(a5)
22     andi a5,a5,512 #512 = 0x200
23     bnez a5,loop #if UART is full
24
25     # char c = 'M';
26     # UART_DATA = (unsigned char)c;
27
28     lui      a5,0x800
29     addi a5,a5,520 # 800208 -> UART_DATA
30
31     li       a4,77 #77 = 'M' = 0x4d
32     sw       a4,0(a5)
33
34 uart.elf:      file format elf32-littleriscv
35 Disassembly of section .text:
36 00000000 <_start-0x200>:
37 ...
38 00000200 <_start>:
39 200: 008007b7          lui      a5,0x800
40 204: 20078793          addi     a5,a5,512 # 800200 <loop+0x7ffff0>
41 208: 01b10737          lui      a4,0x1b10
42 20c: 00e7a023          sw       a4,0(a5)
43
44 00000210 <loop>:
45 210: 008007b7          lui      a5,0x800
46 214: 20478793          addi     a5,a5,516 # 800204 <loop+0x7ffff4>
47 218: 0007a783          lw       a5,0(a5)
48 21c: 2007f793          andi     a5,a5,512
49 220: fe0798e3          bnez     a5,210 <loop>
50 224: 008007b7          lui      a5,0x800
51 228: 20878793          addi     a5,a5,520 # 800208 <loop+0x7ffff8>
52 22c: 04d00713          li       a4,77
53 230: 00e7a023          sw       a4,0(a5)

```




Figure 13: UART




Figure 14: Char 'M' = 77d = 'b0100 1101

4 Evaluation

Site Type	Used	Fixed	Available	Util%
Slice LUTs	4862	0	20800	23.38
LUT as Logic	4846	0	20800	23.30
LUT as Memory	16	0	9600	0.17
LUT as Distributed RAM	16	0		
LUT as Shift Register	0	0		
Slice Registers	2246	0	41600	5.40
Register as Flip Flop	2246	0	41600	5.40
Register as Latch	0	0	41600	0.00
F7 Muxes	423	0	16300	2.60
F8 Muxes	0	0	8150	0.00

Figure 15: postroute

Date	: Fri Feb 26 21:47:15 2021
Host	: ITI-PC-69 running 64-bit Ubuntu 18.04.2 LTS
Command	: report_utilization -file ./build/post_route_util.rpt
Design	: top
Device	: 7a35tcp236-1
Design State	: Routed

Utilization Design Information				
Table of Contents				

1. Slice Logic				
1.1 Summary of Registers by Type				
2. Slice Logic Distribution				
3. Memory				
4. DSP				
5. IO and GT Specific				
6. Clocking				
7. Specific Feature				
8. Primitives				
9. Black Boxes				
10. Instantiated Netlists				
1. Slice Logic				

Site Type	Used	Fixed	Available	Util%
Slice LUTs	4871	0	20800	23.42
LUT as Logic	4855	0	20800	23.34
LUT as Memory	16	0	9600	0.17
LUT as Distributed RAM	16	0		
LUT as Shift Register	0	0		
Slice Registers	2247	0	41600	5.40
Register as Flip Flop	2247	0	41600	5.40
Register as Latch	0	0	41600	0.00
F7 Muxes	423	0	16300	2.60
F8 Muxes	0	0	8150	0.00

Figure 16: postroute

2. Slice Logic Distribution

Site Type	Used	Fixed	Available	Util%
Slice	1475	0	8150	18.10
SLICEL	1050	0		
SLICEM	425	0		
LUT as Logic	4855	0	20800	23.34
using O5 output only	1			
using O6 output only	4297			
using O5 and O6	557			
LUT as Memory	16	0	9600	0.17
LUT as Distributed RAM	16	0		
using O5 output only	0			
using O6 output only	0			
using O5 and O6	16			
LUT as Shift Register	0	0		
Slice Registers	2247	0	41600	5.40
Register driven from within the Slice	1697			
Register driven from outside the Slice	550			
LUT in front of the register is unused	173			
LUT in front of the register is used	377			
Unique Control Sets	89		8150	1.09

* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.

Figure 17: logicDistribution

3. Memory

Site Type	Used	Fixed	Available	Util%
Block RAM Tile	13	0	50	26.00
RAMB36/FIFO*	13	0	50	26.00
RAMB36E1 only	13			
RAMB18	0	0	100	0.00

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

Figure 18: memoryDistribution