SMART-V Documentation

RI5CY-based Implementation with RTOS-tailored Memory Protection.

Still work-in-progress

Maja Malenko malenko@student.tugraz.com malenko.maya@gmail.com

1 Overview

This *RISC-V* implementation is a modified version of the *RISCY* core¹. It has a 32-bit 4-stage single-issue pipeline with an in-order schedule.

January 27, 2022

Some modules from the original *RI5CY* implementation which are not important for my concept² are removed, e.g., hardware loops, post-incremental load and store, additional ALU instructions not part of the standard ISA, performance counters, debug unit, floating point unit, and tracer. Thus, only the basic RV32IM version is kept.

The PMP Unit, as implemented in the *RI5CY* project is completely removed, and is substituted with a new MPU unit, specifically tailored for my PhD Thesis. [MM: More description]

The purpose of this specification is only to show some basic Test Cases implemented completely in assembly and tackling some basic RISC-V design concepts. They are described in details in Section 3, along with the simulation waveforms and explanation of the most relevant pipeline signals. The description is aimed to help developers who have just started using a *RISC-V* core, and particularly the *RI5CY* implementation (including the CV32E40P CORE-V from OpenHW), to better understand its internals.

N	oto.
7	ULC.

2 Toolchain

This section discusses the prerequisites for compiling, linking, and simulating the Test Cases from Section 3.

2.1 Makefile

Makefile for the test cases:

Makefile for the core:

Analyze/Compile: **xvlog** and **xvhdl** parse Verilog and VHDL files and store the parsed files into an HDL lib. *in xsim.dir/work/*.sdb*

Elaborate: **xelab** loads all sub-design units for a given top-level unit, performs static elaboration, and linkes the generated executable code with the simulation kernel to create an executable simulation snapshot. *in xsim.dir/snapshot ... xsimk*

Simulate: xsim loads a simulation snapshot in an interactive simulation environment.

In order to have a meaningful description of the registers, the testbench instantiates all 32 of them.

1		٠.	1			1
•	g	11	ŀ	ı	11	h
	8	.,		•	u	v

²my phd

2.2 Linker Script

The Linker Script (link.ld) is set in accordance to our OS memory model as well as the memory controller (memory_controller.sv). Both can be changed accordingly.

Listing 1: Example Linker Script

```
OUTPUT_ARCH ("riscv")
   ENTRY(_start)
   SECTIONS
   . text :
   {
   0 \times 100;
   *(.vector_user)
   = 0 \times 11c;
   *(.vector_timer_int)
10
   = 0x1C0;
11
   *(.vector_machine)
   = 0 \times 200;
13
   *(.start)
14
   *(.text)
15
   .rodata :
17
18
   0 \times 1000;
19
   *(.rodata)
21
   .data :
22
23
   = 0 \times 400000;
   *(.data)
25
26
   }
27
```

3 Test Cases

3.1 Basic ALU operation with forwarding and load-use data hazard

Listing 2: Forwarding and load-use hazard

```
.text
1
   .globl _start
   _start:
3
            li a5, 5
4
            li a4, 3
            add a5, a5, a4
            sub a4, a5, a4 #a5 forwarded from EX
            nop
            lw a5, x
            add a4, a4, a5 #load-use data hazard
10
11
12
   .section .rodata
   x: . word 0x2
15
   forward.elf:
                       file format elf32-littleriscv
16
   Disassembly of section .text:
17
   000000000 < start -0x200 >:
18
19
   00000200 < start >:
20
            00500793
                                        Ιi
                                                 a5,5
    200:
21
            00300713
                                        Πi
    204:
                                                 a4,3
22
    208:
            00e787b3
                                        add
                                                 a5, a5, a4
23
    20c:
            40 e 7 8 7 3 3
                                        sub
                                                  a4, a5, a4
24
    210:
            00000013
25
                                        nop
                                                  a5,0x1
    214:
            00001797
                                        auipc
26
    218:
            0107a783
                                                  a5,16(a5) # 1224 <x>
                                        lw
27
    21c:
            00f70733
                                        add
                                                  a4, a4, a5
28
            00000013
    220:
                                        nop
```



Figure 1: Forward

3.2 Flush on Branch

Listing 3: Branch

```
.text
1
   .globl _start
   _start:
3
             li a5, 0
4
            beq\ x0\ ,\ a5\ ,\ success\ \#branch\ taken
            addi a4, x0, 3
            addi a4, x0, 5
            addi a4, x0, 7
   success:
9
             addi a5, x0, 15
10
            beq x0, a5, success #branch not taken
11
            nop
12
13
   flushBranch.elf:
                            file format elf32-littleriscv
   Disassembly of section .text:
15
   000000000 < start -0x200 >:
16
17
   00000200 <_start >:
18
    200:
           00000793
                                         Ιi
19
    204:
            00f00863
                                         beq
                                                  zero, a5,214 < success >
20
    208:
            00300713
                                                  a4,3
                                         Πi
21
            00500713
                                         Τi
                                                  a4,5
    20c:
22
    210:
            00700713
                                         Τi
                                                  a4,7
23
   00000214 < success >:
24
            00 f 0 0 7 9 3
                                         lί
    214:
                                                  a5,15
25
    218:
            fef00ee3
                                                  zero, a5,214 < success >
                                         beq
26
    21c:
            00000013
                                         nop
```




Figure 2: Flush on branch

3.3 Function Call

[MM: Maybe try one with parameter passing]

Listing 4: Function Call, jalr

```
. text
   .globl _start
   start:
             jal ra, fun
             li a4, 9
            nop
6
            nop
            nop
   fun:
             addi a5, x0, 7
10
             jalr x0, ra #return
11
            addi a5, x0, 15
12
            nop
13
14
                    file format elf32-littleriscv
   jalr.elf:
15
   Disassembly of section .text:
16
   000000000 < start -0x200 >:
17
18
   00000200 <_start >:
19
                                                   ra,214 < fun >
            014000 ef
    200:
                                         jal
20
    204:
             00900713
                                         Τi
                                                   a4,9
21
            00000013
    208:
                                         nop
22
    20 c:
            00000013
                                         nop
23
    210:
            00000013
24
                                         nop
25
   00000214 <fun >:
26
            00700793
                                         1i
                                                   a5,7
    214:
27
             00008067
    218:
                                         ret
28
    21c:
            00f00793
                                                   a5,15
                                         Ιi
    220:
             00000013
                                         nop
```




Figure 3: Function Call

3.4 Instruction Fetch

Prefetch Buffer accesses the Instruction Memory. Address is word aligned. The signals (req, gnt, rvalid) are shown in the waveform.

3.5 **LSU**

LSU accesses the Data Memory. words (32-bit), half words (16-bit), byte (8-bit) are supported. Explain the *data_be* signal which specifies which bytes are read/written. Misaligned memory accesses are also handled by the LSU within two bus transactions.

3.5.1 Loads

Load Byte:

Listing 5: Load Byte

```
.text
   .globl _start
2
   _start:
3
            lw a4, x
4
            lw a5, y
5
            add\ a3\,,\ a4\,,\ a5
            lb a4, z #a4 stores 0x23
            nop
8
   .section .rodata
10
            x: . word 0x2
11
            y: .word 0x5
12
            z: .word 0x123
13
   load.elf:
                   file format elf32-littleriscv
15
   Disassembly of section .text:
16
   00000000 < _start -0x200 >:
19
   00000200 <_start >:
   200:
           00001717
                                       auipc
                                                a4,0x1
20
   204:
            02072703
                                       lw
                                                a4,32(a4) # 1220 <x>
21
   208:
            00001797
                                                a5,0x1
                                       auipc
   20c:
            01c7a783
                                       lw
                                                a5,28(a5) # 1224 < y >
23
                                       add
   210:
            00f706b3
                                                a3, a4, a5
24
   214:
            00001717
                                       auipc
                                                a4,0x1
25
                                                a4,20(a4) # 1228 <z>
   218:
            01470703
                                       Ιb
26
   21c:
            00000013
                                       nop
```




Figure 4: Load Byte

3.5.2 Store and Load

Listing 6: Loads after Stores

```
.text
1
   .globl _start
   _start:
3
             li a5, 2
4
            li a4, 3
            la a3, x
            sw a5, 0(a3)
            sw a4, 4(a3)
8
            lw a5, 4(a3)
9
            lw a4, 0(a3)
10
            nop
11
   . data
12
13
            x: .word
   stores.elf:
                      file format elf32-littleriscv
15
   Disassembly of section .text:
16
   000000000 < start -0x200 >:
17
18
   00000200 <_start >:
19
             200:
                     00200793
                                                  1 i
                                                           a5,2
20
             204:
                      00300713
                                                  Ιi
                                                           a4,3
21
             208:
                      00401697
                                                           a3,0x401
                                                  auipc
22
            20 c:
                      01c68693
                                                  addi
                                                           a3, a3, 28 \# 401224 < x >
23
             210:
                      00f6a023
                                                  sw
                                                           a5,0(a3)
24
             214:
                      00e6a223
                                                  sw
                                                           a4,4(a3)
25
                                                           a5,4(a3)
             218:
                      0046\,a783
                                                  lw
26
            21c:
                      0006a703
                                                  lw
                                                           a4,0(a3)
27
                      00000013
             220:
                                                  nop
```




Figure 5: Loads after Stores

3.6 Control and Status Registers

[MM: Retry, utvec is not available in my modified core, but it is here just to show the 256-byte alignment for the exception vector]

Listing 7: CSR RW

```
.text
   .globl _start
2
   _start:
             csrr~a5\;,~mstatus~\#0\,x300
             csrr a4, 0xb01 #mtime
             li t0, 0x100
             csrw mtvec, t0
             li t0, 0x200
             csrw 0x005, t0 #utvec
             csrr a4, 0xb01 #mtime
10
             nop
11
12
                      file format elf32-littleriscv
   csrRW . elf:
13
   Disassembly of section .text:
14
   0\,0\,0\,0\,0\,0\,0\,0\, < \_\,s\,t\,a\,r\,t\,\, -0\,x\,2\,0\,0\,> :
15
   00000200 <_start >:
17
   200:
             300027f3
                                                    a5, mstatus
                                           csrr
18
   204:
             b0102773
                                                    a4,0xb01
                                           csrr
19
             10000293
   208:
                                           1i
                                                    t0,256
   20c:
             30529073
                                           csrw
                                                     mtvec, t0
21
   210:
             20000293
                                           1i
                                                    t0,512
22
   214:
             00529073
                                                    0x5,t0
                                           csrw
23
   218:
             b0102773
                                                    a4,0xb01
                                           c\,s\,r\,r
   21c:
             00000013
                                           nop
```



Figure 6: csrRW

3.7 MRET and ECALL

mstatus Register.

With **mret** the core jumps to the address previously stored in **mepc**, and changes the privilege level to user, and enbles the interrupts. [MM: Enabling the interrupts is my modification in the cs_registers.sv]

From te Privilege Spec: 'The MRET instruction is used to return from traps in M-mode. When executing an MRET instruction, supposing MPP holds the value U, MIE is set to MPIE; the privilege mode is changed to U; MPIE is set to 1; and MPP is set to U (or M if user-mode is not supported).'

Listing 8: mret

```
csr_restore_mret_i: begin //MRET

mstatus_n.mie = mstatus_q.mpie; // on init mpie holds 1

priv_lvl_n = PRIV_LVL_U; // and mpp holds U—mode

mstatus_n.mpie = 1'b1;

mstatus_n.mpp = PRIV_LVL_U;

end
```

After **ecall** the core jumps to the address stored in **mtvec**. At the same time the address of the **ecall** instruction is saved bu the core in **mepc**.

From te Privilege Spec: 'MPIE holds the value of the interrupt-enable bit active prior to the trap, and MPP holds the previous privilege mode. The MPP fields can only hold privilege modes up to M, so MPP is two bits wide, SPP is one bit wide, and UPP is implicitly zero. When a trap is taken from privilege mode U into privilege mode M, MPIE is set to the value of MIE; MIE is set to 0; and MPP is set to U.'

Listing 9: ecall

```
priv_lvl_n = PRIV_LVL_M;
mstatus_n.mpie = mstatus_q.mie;
mstatus_n.mie = 1'b0;
mstatus_n.mpp = PRIV_LVL_U;
mepc_n = exception_pc;
mcause_n = csr_cause_i;
```

Listing 10: mret

```
.section .vector_user #jump here after exception
                      vector_u
2
            j
   .text
4
5
   .globl _start
   _start:
7
             li t0, 0x100
8
             csrw mtvec, t0
9
             la t0, user_mode #where to go after mret
10
11
             csrw mepc, t0
12
             mret #jump to the address in mepc
13
             li a5, 7
15
             nop
16
   .globl user_mode
17
   user_mode:
18
19
             ecall #jump to the address in mtvec
20
21
             nop
22
   .globl vector_u
23
   vector_u:
24
             li a5, 7
25
             mret
             nop
27
28
                    file format elf32-littleriscv
   mret.elf:
30
31
32
   Disassembly of section .text:
33
   00000000 < start -0x200 > :...
34
   100:
            12c0006f
                                          j
                                                    22c <vector_u >
35
   00000200 <_start >:
37
                                          Ιi
                                                    t0,256
   200:
            10000293
38
   204:
             30529073
                                          csrw
                                                    mtvec, t0
39
   208:
             00000297
                                                    t0,0x0
40
                                          auipc
41
   20c:
             01828293
                                          addi
                                                    t0, t0, 24 # 220 <user_mode >
   210:
             34129073
                                          csrw
                                                   mepc, t0
42
   214:
             30200073
                                          mret
43
   218:
             00700793
                                          Πi
                                                    a5,7
44
             00000013
45
   21c:
                                          nop
46
   00000220 <user_mode >:
47
   220:
            00500793
                                          1 i
                                                    a5,5
48
   224:
             00000073
                                          ecall
   228:
             00000013
                                          nop
50
51
   0\,0\,0\,0\,0\,2\,2\,c \quad < v\,e\,c\,t\,o\,r\_u \,> \,:
52
                                          Ιi
                                                    a5,7
   22c:
             00700793
53
   230:
             30200073
                                          mret
54
   234:
             00000013
                                          nop
55
```




Figure 7: mret




Figure 8: ecall, Note mepc is changed

3.8 Interrupts

mstatus[MIE] == 1 and mie == 1

highest ID = highest priority, MTI has lowest priority: $irg_i[31]$, $irg_i[30]$, ..., $irg_i[16]$, $irg_i[11]$, $irg_i[3]$, $irg_i[7]$

- 3 Machine software interrupt
- 7 Machine timer interrupt
- 11 Machine external interrupt
- 0, 4, 8 User interrupts
- 1, 5, 9 Supervisor interrupts
- 15-12, 10, 6, 2 Reserved for future standard use
- >=16 Reserved for platform use

[MM: Rewrite this part, better!]

We first enable the timer interrupt in **mie** register and set a value in **mtimecmp** register. When the value in **mtimecmp** register becomes equal to the value in **mtime** register,




Figure 9: mret, Note it jumps to the changed mepc

mtimer_expired signal becomes active, but the timer interrupt is only generated when the core is in U-mode (when mie bit in **mstatus** register is '1').

The core jumps to the timer exception address, i.e., 0x11c (see linker script) and from there as indicated in the assembly it jumps to the timer ISR (timer_isr). We clear the timer bit in the **mip** by writing to the **mtimecmp** register. We set it again, 15 cycles more than the current timer value. The whole sequence gets repeated. [MM: Note that we do not write to the mtimecmpH, so the code will work with 32-bit timer value]

Listing 11: Timer

```
.section .vector_user #jump here after exception
                     vector_u
2
            j
   .section .vector_timer_int
4
            j
                     timer_isr
5
   .text
7
   .globl _start
8
   _start:
            li t0, 0x100
11
            csrw mtvec, t0
            la t0, user_mode #where to go after mret
12
            csrw mepc, t0
13
            #timer-related instructions:
15
            li a4, 25
16
            li a5, 0
17
            csrw 0x322, a5
18
            csrw 0x321, a4 #write to mtimecmp
19
            li a4, 0x80
20
            csrs mie, a4 #enable timer interrupt
21
22
            mret #jump to the address in mepc
23
            nop
24
25
   .globl user_mode
   user_mode:
27
            ecall #jump to the address in mtvec
28
            nop
30
   .globl vector_u
31
   vector_u:
32
33
            mret
            nop
34
35
   .globl timer_isr
36
   timer_isr:
37
            csrr t0, 0xb01
                             #mtime
38
            add t0, t0, 15
39
            csrw 0x321, t0 #add several cycles
40
41
            mret
42
                   file format elf32-littleriscv
   mret.elf:
43
   Disassembly of section .text:
44
   000000000 < start -0x200 >:
46
   100:
            13c0006f
                                       j
                                                23c <vector_u >
47
48
            1280006 f
                                                 244 < timer_isr >
   11c:
50
   . . .
51
   00000200 < start >:
52
                                       Τi
   200:
            10000293
                                                 t0,256
53
   204:
            30529073
                                       csrw
                                                 mtvec, t0
54
   208:
            00000297
                                                 t0,0x0
                                       auipc
55
   20 c:
                                                 t0, t0, 44 # 234 <user_mode >
            02c28293
                                       addi
57 210:
            34129073
                                       csrw
                                                mepc, t0
```

```
214:
            01900713
                                          Ιi
                                                   a4,25
                                                   a5,0
   218:
            00000793
                                          Ιi
59
   21c:
            32279073
                                                   0x322, a5
                                          csrw
60
   220:
            32171073
                                                   0x321,a4
61
                                          csrw
                                                   a4,128
   224:
            08000713
                                          Тi
   228:
            30472073
                                          csrs
                                                   0x304,a4
63
   22c:
            30200073
                                          mret
64
   230:
            00000013
                                          nop
65
   00000234 <user mode >:
67
   234:
            00000073
                                          ecall
68
   238:
            00000013
                                          nop
69
70
   0000023c < vector\_u >:
71
            30200073
   23c:
                                          mret
72
   240:
            00000013
73
                                          nop
74
   00000244 < timer_isr >:
75
   244:
            b01022f3
                                                   t0,0xb01
                                          csrr
76
   248:
            00f28293
                                                   t0, t0, 15
                                          addi
78
   24c:
             32129073
                                          csrw
                                                   0x321,t0
   250:
            30200073
                                          mret
```




Figure 10: Timer Expired an timer interrupt



Figure 11: TimerISR and reprogram

3.9 **GPIO**

Listing 12: GPIO Led on

```
. text
1
   .globl _start
   _start:
3
             li a5, 0x1
4
5
            lui a6, \%hi(8388864) #GPIO_OUT = 0 \times 00800100 = 8,388,864 dec
            addi a6, a6, %lo(8388864)
            sw a5, 0(a6)
            li a5, 0
10
            loop:
11
            beq x0, a5, loop
12
13
14
15
   gpio.elf:
                    file format elf32-littleriscv
16
   Disassembly of section .text:
17
   000000000 < start -0x200 >:
18
19
   00000200 < start >:
20
            00100793
                                         1 i
   200:
                                                  a5,1
21
   204:
            00800837
                                         lui
                                                  a6,0x800
22
   208:
            10080813
                                         addi
                                                  a6, a6, 256 \# 800100 < loop + 0 x7ffeec >
23
   20 c:
            00 f 8 2 0 2 3
                                         sw
                                                  a5,0(a6)
24
                                                  a5,0
   210:
            00000793
                                         1i
25
   00000214 < loop >:
26
   214:
            00f00063
                                         beq
                                                  zero, a5,214 < loop >
```




Figure 12: GPIO led0 on

Listing 13: GPIO Led on after switch on

```
.text
   .globl _start
   _start:
            lui a6, %hi(8388864) #GPIO_OUT = 0x00800100 = 8,388,864 dec
5
            addi a6, a6, %lo(8388864) s
            lui a4, \%hi(8388868) #GPIO_IN = 0 \times 00800104 = 8,388,868 dec
8
            addi a4, a4, %lo(8388868)
9
10
            li t0, 0
11
            loop:
12
            lw a5, 0(a4) #get the value from the switches
13
            sw a5, 0(a6) #turn the corresponding leds on
            beq x0, t0, loop
15
16
17
                   file format elf32-littleriscv
   gpio.elf:
   Disassembly of section .text:
19
   00000000 < _start -0x200 >:
20
21
   00000200 < start >:
22
   200:
           00800837
                                       lui
                                                a6,0x800
23
   204:
            10080813
                                       addi
                                                a6, a6, 256 \# 800100 < loop + 0 x7ffeec >
24
   208:
            00800737
                                       lui
                                                a4,0x800
25
                                       addi
                                                a4, a4, 260 \# 800104 < loop + 0 x7ffef0 >
  20c:
           10470713
   210:
            00000293
                                       1i
                                                t0,0
27
28
   00000214 <loop >:
           00072783
                                       lw
                                                a5,0(a4)
30
   214:
   218:
            00f82023
                                       sw
                                                a5,0(a6)
31
            fe500ce3
  21c:
                                       beq
                                                zero , t0 ,214 < loop >
32
```

3.10 **UART**

[MM: Read the vscale ppt, the transmitted bit figure might be wrong]

Listing 14: GPIO Led on after switch on

```
.text
   .globl _start
2
   start:
            #UART CTRL = BAUD DIV << 16;
            lui
                      a5,0x800
5
            addi a5, a5, 512 # 800200 -> UART_CTRL
            #0x1b10 => baud rate
8
                      a4,0x1b10
            lui
            sw
                      a4,0(a5)
11
12
            # while (UART_STATUS & 0x0200);
13
            #0 \times 200 = 001000000000
            #while (tx_full);
15
16
17
            loop: | ui a5,0 x800
18
            addi a5, a5, 516 # 800204 ->
19
20
                      a5,0(a5)
21
            andi a5, a5, 512 #512 = 0 \times 200
22
            bnez a5, loop #if UART is full
23
24
            # char c = 'M';
25
            # UART_DATA = (unsigned char)c;
27
            lui
                      a5,0x800
28
             addi a5, a5, 520 # 800208 -> UART_DATA
30
             Ιi
                      a4,77 \# 77 = 'M' = 0x4d
31
            sw
                      a4,0(a5)
32
33
                    file format elf32-littleriscv
   uart.elf:
34
   Disassembly of section .text:
35
   000000000 < start -0x200 >:
37
   00000200 <_start >:
38
   200:
            008007b7
                                         lui
                                                  a5,0x800
39
   204:
            20078793
                                         addi
                                                  a5, a5, 512 \# 800200 < loop + 0 x 7 ffff0 >
40
41
   208:
            01b10737
                                         lui
                                                  a4,0x1b10
   20c:
            00e7a023
                                         sw
                                                  a4,0(a5)
42
43
   00000210 <loop >:
44
                                         lui
                                                  a5,0x800
   210:
            008007b7
   214:
            20478793
                                         addi
                                                  a5, a5, 516 \# 800204 < loop + 0 x 7 ffff4 >
46
   218:
            0007a783
                                         lw
                                                  a5,0(a5)
47
   21c:
            2007 f 793
                                         andi
                                                  a5, a5, 512
                                                  a5,210 < loop >
   220:
            fe0798e3
                                         bnez
   224:
            008007b7
                                         lui
                                                  a5,0x800
50
   228:
            20878793
                                         addi
                                                  a5, a5, 520 \# 800208 < loop + 0 x 7 ffff8 >
51
   22c:
            04d00713
                                         Τi
                                                  a4,77
52
   230:
            00e7a023
                                                   a4,0(a5)
```




Figure 13: UART




Figure 14: Char 'M' = 77d = 'b0100 1101

4 Evaluation

+	+		-+-		-+-		+	+
Site Type		Used		Fixed		Available	Util%	
Slice LUTs	Ī	4862	Ī	0	Ī	20800	 23.38	Ť
LUT as Logic		4846				20800	23.30	
LUT as Memory		16				9600	0.17	
LUT as Distributed RAM		16						
LUT as Shift Register								
Slice Registers		2246				41600	5.40	
Register as Flip Flop		2246				41600	5.40	
Register as Latch						41600	0.00	
F7 Muxes		423				16300	2.60	
F8 Muxes						8150	0.00	
+								

Figure 15: postroute

Figure 16: postroute

2. Slice Logic Distribution	+	+		++
Site Type	Used	Fixed	Available	Util%
Slice SLICEL SLICEM	1475 1050 425		8150	18.10
 LUT as Logic using 05 output only using 06 output only using 05 and 06	4855 1 4297 557		20800 	23.34
LUT as Memory LUT as Distributed RAM using O5 output only using O6 output only using O5 and O6	16 16 0 0		9600 	0.17
LUT as Shift Register Slice Registers Register driven from within the Slice Register driven from outside the Slice LUT in front of the register is unused LUT in front of the register is used	0 22 4 7 1697 550 173 377		416 00	 5.40
Unique Control Sets	89 +	 +	8150	1.09 ++
* Note: Available Control Sets calculated as Control Sets Report for more information rega				the

Figure 17: logicDistribution

```
Site Type | Used | Fixed | Available | Util% |
   Block RAM Tile | 13 |
RAMB36/FIFO* | 13 |
          RAMB36E1 only |
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
```

Figure 18: memoryDistribution