

**West Virginia University - Statler College of Engineering and Mineral  
Resources  
Lane Department of Computer Science and Electrical Engineering**

Final Project  
Design of a Simple CPU

CpE 272 Digital Logic Laboratory  
Fall 2022

Author: Azain Uqaily  
Co-Author: Dhyan Patel

Instructor : Ivy Yousuf Moutushi

06/12/2022

## **Table Of Contents**

<b>1. Introduction</b>	<b>3</b>
<b>2. Hardware Description</b>	<b>3</b>
<b>3. Software Description</b>	<b>4</b>
<b>4. Description of each Vhdl File</b>	<b>4</b>
<b>5. Problems occurred and solutions</b>	<b>5</b>
<b>6. Completed Code</b>	<b>6</b>
<b>7. Finite State Machine Diagram</b>	<b>11</b>
<b>8. Block Diagram with components and Connections</b>	<b>13</b>
<b>9. Results</b>	<b>14</b>
<b>10. Conclusion</b>	<b>15</b>
<b>11. Appendix</b>	<b>16</b>

# 1.Introduction

After a semester of being introduced to digital logic and design, this complex final project allows students to apply their gained knowledge. This project tasked us with building a simple Central Processing Unit(CPU).

This CPU has nine total components listed as follows: Accumulator Register (A), instruction register (IR) , control unit (CU), program counter (PC) Arithmetic Logic Unit(ALU), Memory Address Register (MAR), Memory Data Register Input (MDRI), Memory Data Register output (MDRO) and Random Access Memory (RAM).

Ultimately, this CPU is driven by the clock. It reads from the first address ( 8 bits ) and decodes it. The first 3 bits point to the operation being done and the following 5 are a memory location. The three operations are LOADA (000) ADDA(001) and STOREA (010). The load operation loads the value at the memory address into the accumulator. The add operation adds the memory value to the accumulator. The store operation stores the value of the accumulator to the specified memory location. Since the RAM is hard coded with a few addresses meant to be these three commands this CPU pretty much runs itself traversing through each address instruction.

# 2.Hardware Description

The hardware used in this class and the final project is the DE10 Lite Board. This is an FPGA board which acts as a reprogrammable chip, allowing us to implement various functionalities through software. The DE10 lite board is a great board due to its versatile functionality. It has been used throughout the semester to implement various software such as a 7 segment display unit, adders, arithmetic logic units and much more.

### 3. Software Description

The software used in this class and the final project is Intel's Quartus Prime Lite Software. It allowed us to make schematic and VHDL files which are needed to implement our labs. Quartus prime made it very easy for us to implement our code on the FPGA board. By compiling our code, by which Quartus checks for errors and through correct pin assignment we can program our boards. Quartus prime offers many benefits such as waveforms. Waveforms allow the user to test outputs without having to connect to a physical board.

### 4. Description of each Vhdl File

The project is basically divided into different vhdl files containing codes of each different component of the Control Processing Unit such as the Control Unit file , Program Counter , most important is Arithmetic & Logic Unit, Memory files for addressing and registering the input and output. To begin with the **Program Counter** code it holds the 8 bit memory address so that the instructions provided in the code are executable, ,but the most important part is the memory component holds only a 5 bit address so it is allowed to take only that amount of memory instructions. In the code it gives output when positive edge -1 and clock event =1 ). providing the counter increases by 1.

Additionally, in the **ALU** code it operates the 8 inputs and gives us the 8 bit output results. It uses operations including addition, subtraction, bitwise AND, bitwise OR, output A, and output B. It uses Input B from the Accumulator and Input A from the MDRI. Most of the code in the ALU file uses if ( sequential statements ).

Also, the **accumulator** is the component that provides the 8 bit output from the ALU. It basically acts as loop - being each one of the ALU and accumulator acting as input and output and vice- versa, this only happens when the clk and load =1 giving the provided input to its output.

Moreover, **MDRI** is a 8-bit register that holds a value read from memory, and passes it to the component when it needs to be implemented and executed.

Port-mapping (port-map statements) go in each of the component files as that is the part of the code that is going to give the results in general.

Furthermore in the **Control Unit** code, it is as important as the Program counter code and other vhdl files. In the Control Unit it acts as a leader of all components where it coordinates the operations of CPU components including incrementing the PC, accessing memory/registers, and ALU operations. The control unit models as a state machine that has instructions representing a state. The CU determines which register is active and what the next state is going to be. Therefore, for this signals are used in the code so that all information and instructions are done in the right order.

The **Reg** (Register) file is the code for each of the register components. Components including the accumulator, IR, MAR, MDRI, MDRO use the register code for their port maps.

The **TwoToOneMux** file is placed before the MAR as it only receives one out of two inputs which is controlled by the control unit.

The **SevenSeg** file converts binary outputs to be able to be shown on a seven segment display unit. The boolean expressions for these were taken from lab 2. Accumulator and PC are displayed.

## 5. Problems occurred and solutions

One of the problems faced was the connections made to each element. Due to the complexity of the components and trying to understand the flow of the CPU it helped to read the in-depth provided notes. What took a while to understand was that the full output of the internal register goes to the MAR but must pass through the multiplexer first.

Another big issue was file path and file name errors when the waveform was being simulated. This issue was solved by copy pasting each separate VHDL file into a new

version and all the files were neatly placed in respected folders. Another sub issue to this was a bit technical for which the intel support page was used. For some reason the output waveform file was being saved in the Output files as it should instead be placed with the other VHDL files.

## 6. Completed Code

(Rest of code files are inserted in appendix) These two were significant as they were not entirely provided.

Control Unit Code

```

30 begin
31 process(clk)
32 begin
33 if(clk'event and clk='1') then
34 case currentState is
35 -- decode instruction
36 when increment_pc =>
37     currentState <= load_mar;
38 when load_mar =>
39     currentState <= read_mem;
40 when read_mem =>
41     currentState <= load_mdri;
42 when load_mdri =>
43     currentState <= load_ir;
44 when load_ir =>
45     currentState <= decode;
46
47 -- determine instruction
48 when decode =>
49     if opcode = "000" then
50         currentState <= ldaa_load_mar;
51     elsif opcode = "001" then
52         currentState <= adaa_load_mar;
53     elsif opcode = "010" then
54         currentState <= staa_load_mdri;
55     else
56         currentState <= increment_pc;
57     end if;
58
59 -- load instruction
60 when ldaa_load_mar =>
61     currentState <= ldaa_read_mem;
62 when ldaa_read_mem =>
63     currentState <= ldaa_load_mdri;
64 when ldaa_load_mdri =>
65     currentState <= ldaa_load_a;
66 when ldaa_load_a =>
67     currentState <= increment_pc;
68
69 -- add instruction
70 when adaa_load_mar =>
71     currentState <= adaa_read_mem;
72 when adaa_read_mem =>
73     currentState <= adaa_load_mdri;
74 when adaa_load_mdri =>
75     currentState <= adaa_store_load_a;
76 when adaa_store_load_a =>
77     currentState <= increment_pc;
78
79 -- store instruction
80 when staa_load_mdri =>
81     currentState <= staa_write_mem;
82 when staa_write_mem =>
83     currentState <= increment_pc;
84
85 end case;
86 end if;
87 end process;
88

```

```

89 process(currentState)
90 begin
91     toALoad <= '0';
92     toMDROLoad <= '0';
93     toALUOp <= "000";
94     case currentState is
95     when increment_pc =>
96         toALoad <= '0';
97         toPCIncrement <= '1';
98         toMARMux <= '0';
99         toMARLoad <= '0';
100        toRAMWriteEnable <= '0';
101        toMDRILoad <= '0';
102        toIRLoad <= '0';
103        toMDROLoad <= '0';
104        toALUOp <= "000";
105    when load_mar =>
106        toALoad <= '0';
107        toPCIncrement <= '0';
108        toMARMux <= '0';
109        toMARLoad <= '1';
110        toRAMWriteEnable <= '0';
111        toMDRILoad <= '0';
112        toIRLoad <= '0';
113        toMDROLoad <= '0';
114    when read_mem =>
115        toALoad <= '0';
116        toPCIncrement <= '0';
117        toMARMux <= '0';
118        toMARLoad <= '0';
119        toRAMWriteEnable <= '0';
120        toMDRILoad <= '0';
121        toIRLoad <= '0';
122        toMDROLoad <= '0';
123    when load_mdri => --CODED
124        toALoad <= '0';
125        toPCIncrement <= '0';
126        toMARMux <= '0';
127        toMARLoad <= '0';
128        toRAMWriteEnable <= '0';
129        toMDRILoad <= '1';
130        toIRLoad <= '0';
131        toMDROLoad <= '0';
132    when load_ir => --CODED
133        toALoad <= '0';
134        toPCIncrement <= '0';
135        toMARMux <= '0';
136        toMARLoad <= '0';
137        toRAMWriteEnable <= '0';
138        toMDRILoad <= '0';
139        toIRLoad <= '1';
140        toMDROLoad <= '0';
141    when decode => --CODED
142        toALoad <= '0';
143        toPCIncrement <= '0';
144        toMARMux <= '0';
145        toMARLoad <= '0';
146        toRAMWriteEnable <= '0';
147        toMDRILoad <= '0';
148        toIRLoad <= '0';
149        toMDROLoad <= '0';

```

```

when ldaa_load_mar =>
    toALoad <= '0';
    toPCIncrement <= '0';
    toMARMux <= '1';
    toMARLoad <= '1';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '0';
    toIRLoad <= '0';
    toMDROLoad <= '0';
    toALUOp <= "101";
when ldaa_read_mem =>
    toALoad <= '0';
    toPCIncrement <= '0';
    toMARMux <= '0';
    toMARLoad <= '0';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '0';
    toIRLoad <= '0';
    toMDROLoad <= '0';
when ldaa_load_mdri =>
    toALoad <= '0';
    toPCIncrement <= '0';
    toMARMux <= '0';
    toMARLoad <= '0';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '1';
    toIRLoad <= '0';
    toMDROLoad <= '0';
    toALUOp <= "101";
when ldaa_load_a =>
    toALoad <= '1';
    toPCIncrement <= '0';
    toMARMux <= '0';
    toMARLoad <= '0';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '0';
    toIRLoad <= '0';
    toMDROLoad <= '0';
    toALUOp <= "101";
when adaa_load_mar =>
    toALoad <= '0';
    toPCIncrement <= '0';
    toMARMux <= '1';
    toMARLoad <= '1';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '0';
    toIRLoad <= '0';
    toMDROLoad <= '0';
    toALUOp <= "000";
when adaa_read_mem =>
    toALoad <= '0';
    toPCIncrement <= '0';
    toMARMux <= '0';
    toMARLoad <= '0';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '0';
    toIRLoad <= '0';
    toMDROLoad <= '0';

when adaa_load_mdri =>
    toALoad <= '0';
    toPCIncrement <= '0';
    toMARMux <= '0';
    toMARLoad <= '0';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '1';
    toIRLoad <= '0';
    toMDROLoad <= '0';
when adaa_store_load_a =>
    toALoad <= '1';
    toPCIncrement <= '0';
    toMARMux <= '0';
    toMARLoad <= '0';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '0';
    toIRLoad <= '0';
    toMDROLoad <= '0';
    toALUOp <= "000";
when staa_load_mdri =>
    toALoad <= '0';
    toPCIncrement <= '0';
    toMARMux <= '1';
    toMARLoad <= '1';
    toRAMwriteEnable <= '0';
    toMDRILoad <= '0';
    toIRLoad <= '0';
    toMDROLoad <= '1';
    toALUOp <= "100";
when staa_write_mem =>
    toALoad <= '0';
    toPCIncrement <= '0';
    toMARMux <= '0';
    toMARLoad <= '0';
    toRAMwriteEnable <= '1';
    toMDRILoad <= '0';
    toIRLoad <= '0';
    toMDROLoad <= '0';

end case;
end process;
end behavior;

```



Program Counter Code

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity programCounter is
7  port(
8      clk:          in std_logic;
9      increment:    in std_logic;
10     output:       out std_logic_vector(7 downto 0)
11 );
12 end programCounter;
13
14 architecture behavior of programCounter is
15 begin
16     process(clk,increment)
17     variable counter: integer := 0;
18     begin
19         if (clk'event and clk='1' and increment = '1') then
20             counter := counter + 1;
21             output <= conv_std_logic_vector(counter,8);
22         end if;
23     end process;
24 end behavior;

```

CPU Code (port map statements)

```

118 begin
119 -- memory
120 mapMemory: memory port map(clk => clk,
121                             readAddr => MARToRAMReadAddr(4 downto 0),
122                             dataIn => MDROToRAMDataIn,
123                             dataOut => RAMDataOutToMDRI,
124                             we => CUTOAMWriteEnable);
125
126 -- accumulator
127 mapAccumulator: reg port map(clk => clk,
128                               load => CUTOALoad,
129                               input => ALUOut,
130                               output => AToALUB);
131
132 -- ALU
133 mapALU: ALU port map(A => MDRIOut,
134                     B => AToALUB,
135                     ALUOp => CUTOALUOp,
136                     output => ALUOut);
137
138 -- program counter
139 mapPC: programCounter port map(clk => clk,
140                                increment => CUTOPCIncrement,
141                                output => pcToMARMux);
142
143 -- instruction register
144 mapIR: reg port map(clk => clk,
145                    load => CUTOIRLoad,
146                    input => MDRIOut,
147                    output => IROut);
148
149 -- MAR Mux
150 mapMARMux: twoToOneMux port map(A => pcToMARMux,
151                                  B => IROut,
152                                  address => CUTOARMUX,
153                                  output => muxToMAR);
154
155 -- memory access register
156 mapMAR: reg port map (clk => clk,
157                      input => muxToMAR,
158                      output => MARToRAMReadAddr,
159                      load => CUTOMARLoad);
160
161 -- memory data register input
162 mapMDRI: reg port map(clk => clk,
163                      input => RAMDataOutToMDRI,
164                      output => MDRIOut,
165                      load => CUTOMDRILoad);
166
167 -- memory data register output
168 mapMDRO: reg port map(clk => clk,
169                      input => ALUOut,
170                      output => MDROToRamDataIn,
171                      load => CUTOMDROLoad);
172


```

```


172
173 -- control unit
174 mapCU: controlUnit port map(clk => clk,
175     opCode => IROut(7 downto 5),
176     toALoad => CUTOALoad,
177     toMARLoad => CUTOMARLoad,
178     toIRLoad => CUTOIRLoad,
179     toMDRILoad => CUTOMDRILoad,
180     toMDROLoad => CUTOMDROLoad,
181     toPCIncrement => CUTOPCIncrement,
182     toARMmux => CUTOARMmux,
183     toRAMwriteEnable => CUTORAMwriteEnable,
184     toALUop => CUTOALUop);
185
186 -- ssd
187 aOutHex0: sevenSeg port map(i(3) => AToALUB(3), i(2) => AToALUB(2), i(1) => AToALUB(1), i(0) => AToALUB(0), o(6) => ssd1(6),
188     o(5) => ssd1(5), o(4) => ssd1(4), o(3) => ssd1(3), o(2) => ssd1(2), o(1) => ssd1(1),
189     o(0) => ssd1(0));
190 aOutHex1: sevenSeg port map(i(3) => '0', i(2) => '0', i(1) => '0', i(0) => AToALUB(4), o(6) => ssd2(6),
191     o(5) => ssd2(5), o(4) => ssd2(4), o(3) => ssd2(3), o(2) => ssd2(2), o(1) => ssd2(1),
192     o(0) => ssd2(0));
193 pcOutHex5: sevenSeg port map(i(3) => PCToARMmux(3), i(2) => PCToARMmux(2), i(1) => PCToARMmux(1),
194     i(0) => PCToARMmux(0), o(6) => ssd3(6), o(5) => ssd3(5), o(4) => ssd3(4), o(3) => ssd3(3),
195     o(2) => ssd3(2), o(1) => ssd3(1), o(0) => ssd3(0));
196
197 pcOut <= PCToARMmux;
198 irOutput <= IROut;
199 aOut <= AToALUB;
200 marOut <= IROut(7 downto 5) & MARToRAMReadAddr(4 downto 0);
201 mdriOutput <= MDRIOut;
202 mdroOutput <= MDROToRAMDataIn;
203 end behavior;
204

```

## 7. Finite State Machine Diagram




## 8. Block Diagram with components and Connections



## 9.Results

Memory Data					
RAM	Binary	OpCode(3 MSB from binary)	Address(5 LSB from binary)	Value	Accumulator
0	00000101	000-loadA	00101	6	6
1	00100011	001-addA	00011	7	13
2	01000111	010-storeA	00111	13	13
3	00000111	000-loadA	00111	13	13
4	00101000	001-addA	01000	1	14
5	00000110	010-storeA	00110	20	20
6	00010100	010-storeA	10100	0	0
7	00001101	010-storeA	01101	0	0
8	00000001	010-storeA	00001	35	35



As we can see in this output waveform the value in the accumulator changes as the CPU traverses the hard coded RAM. The first address is 00000101 so it will load (000) the value of address 00101 (5) which is 6 into the accumulator. Then on the next clock cycle it will add the value of address 3 to the accumulator which is 7. So now  $7 + 6$  is 13 which is shown in the accumulator at this point in time.

## 10. Conclusion

This project does a good job of integrating key ideas learned throughout the semester. Main concepts such as ALU, memory and finite state machines are used to build this “simple” CPU. Even after completion of this project it still feels very daunting and complex for an introduction to digital logic design course. I think what would make this CPU better would be if we could be able to perform more operations or some method of user interface to perform desired tasks.

# 11. Appendix

## ALU Code

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity alu is
7  port(
8      A:      in std_logic_vector(7 downto 0);
9      B:      in std_logic_vector(7 downto 0);
10     ALUop:   in std_logic_vector(2 downto 0);
11     output:  out std_logic_vector(7 downto 0)
12 );
13 end alu;
14
15 architecture behavior of alu is
16 begin
17     process(A,B,ALUop)
18     begin
19         if(ALUop = "000") then output <= (A + B);
20         elsif(ALUop = "001") then output <= (A - B);
21         elsif(ALUop = "010") then output <= (A and B);
22         elsif(ALUop = "011") then output <= (A or B);
23         elsif(ALUop = "100") then output <= B;
24         elsif(ALUop = "101") then output <= A;
25         end if;
26     end process;
27 end behavior;

```

## Memory Code

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity memory is
7      generic(width: integer := 8; depth: integer := 32; addr: integer := 5);
8  port(
9      clk:      in std_logic;
10     we:      in std_logic;
11     readAddr: in std_logic_vector(4 downto 0);
12     dataIn:   in std_logic_vector(7 downto 0);
13     dataOut:  out std_logic_vector(7 downto 0)
14 );
15 end memory;
16
17 architecture behavior of memory is
18 type ram_type is array(0 to 31) of std_logic_vector(7 downto 0);
19 signal mem: ram_type := ("00000101", "00100011", "01000111", "00000111", "00101000",
20                          "00000110", "00010100", "00001101", "00000001", others=>('0'));
21
22 begin
23     process(clk, we)
24     begin
25         if clk'event and clk='0' then
26             if we = '0' then
27                 dataOut <= mem(conv_integer(readAddr));
28             elsif we = '1' then
29                 mem(conv_integer(readAddr)) <= dataIn;
30             end if;
31         end if;
32     end process;
33 end behavior;
34

```



**Program Counter Code**

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity programCounter is
7  port(
8      clk:          in std_logic;
9      increment:    in std_logic;
10     output:       out std_logic_vector(7 downto 0)
11 );
12 end programCounter;
13
14 architecture behavior of programCounter is
15 begin
16 process(clk,increment)
17     variable counter: integer := 0;
18     begin
19         if (clk'event and clk='1' and increment = '1') then
20             counter := counter + 1;
21             output <= conv_std_logic_vector(counter,8);
22         end if;
23     end process;
24 end behavior;

```

**Registers Code**

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity reg is
7  port(
8      clk:          in std_logic;
9      load:         in std_logic;
10     input:         in std_logic_vector(7 downto 0);
11     output:        out std_logic_vector(7 downto 0)
12 );
13 end reg;
14
15 architecture behavior of reg is
16 begin
17 process(clk,load)
18     begin
19         if (clk'event and clk='1' and load='1') then
20             output <= input;
21         end if;
22     end process;
23 end behavior;

```

## TwoToOneMuxCode

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity twoToOneMux is
7  port(
8      A:         in std_logic_vector(7 downto 0);
9      B:         in std_logic_vector(7 downto 0);
10     address: in std_logic;
11     output: out std_logic_vector(7 downto 0)
12 );
13 end twoToOneMux;
14
15 architecture behavior of twoToOneMux is
16 begin
17     process(A,B,address)
18     begin
19         if(address = '0') then
20             output <= A;
21         elsif(address = '1') then
22             output <= B;
23         end if;
24     end process;
25 end behavior;
```