## West Virginia University - Statler College of Engineering and Mineral Resources Lane Department of Computer Science and Electrical Engineering

# Final Project Design of a Simple CPU

CpE 272 Digital Logic Laboratory Fall 2022

> Author: Azain Uqaily Co-Author: Dhyan Patel

Instructor: Ivy Yousuf Moutushi

06/12/2022

#### **Table Of Contents**

1. Introduction	3
2. Hardware Description	3
3. Software Description	4
4. Description of each Vhdl File	4
5. Problems occurred and solutions	5
6. Completed Code	6
7. Finite State Machine Diagram	11
8. Block Diagram with components and Connections	13
9. Results	14
10. Conclusion	15
11. Appendix	16

#### 1. Introduction

After a semester of being introduced to digital logic and design, this complex final project allows students to apply their gained knowledge. This project tasked us with building a simple Central Processing Unit(CPU).

This CPU has nine total components listed as follows: Accumulator Register (A), instruction register (IR), control unit (CU), program counter (PC) Arithmetic Logic Unit(ALU), Memory Address Register (MAR), Memory Data Register Input (MDRI), Memory Data Register output (MDRO) and Random Access Memory (RAM).

Ultimately, this CPU is driven by the clock. It reads from the first address (8 bits) and decodes it. The first 3 bits point to the operation being done and the following 5 are a memory location. The three operations are LOADA (000) ADDA(001) and STOREA (010). The load operation loads the value at the memory address into the accumulator. The add operation adds the memory value to the accumulator. The store operation stores the value of the accumulator to the specified memory location. Since the RAM is hard coded with a few addresses meant to be these three commands this CPU pretty much runs itself traversing through each address instruction.

## 2. Hardware Description

The hardware used in this class and the final project is the DE10 Lite Board. This is an FPGA board which acts as a reprogrammable chip, allowing us to implement various functionalities through software. The DE10 lite board is a great board due to its versatile functionality. It has been used throughout the semester to implement various software such as a 7 segment display unit, adders, arithmetic logic units and much more.

## 3. Software Description

The software used in this class and the final project is Intel's Quartus Prime Lite Software. It allowed us to make schematic and VHDL files which are needed to implement our labs.Quartus prime made it very easy for us to implement our code on the FPGA board. By compiling our code, by which Quartus checks for errors and through correct pin assignment we can program our boards. Quartus prime offers many benefits such as waveforms. Waveforms allow the user to test outputs without having to connect to a physical board.

## 4. Description of each Vhdl File

The project is basically divided into different vhdl files containing codes of each different component of the Control Processing Unit such as the Control Unit file, Program Counter, most important is Arithmetic & Logic Unit, Memory files for addressing and registering the input and output. To begin with the **Program Counter** code it holds the 8 bit memory address so that the instructions provided in the code are executable, ,but the most important part is the memory component holds only a 5 bit address so it is allowed to take only that amount of memory instructions. In the code it gives output when positive edge -1 and clock event =1). providing the counter increases by 1.

Additionally, in the **ALU** code it operates the 8 inputs and gives us the 8 bit output results. It uses operations including addition, subtraction, bitwise AND, bitwise OR, output A, and output B. It uses Input B from the Accumulator and Input A from the MDRI. Most of the code in the ALU file uses if ( sequential statements ).

Also, the **accumulator** is the component that provides the 8 bit output from the ALU. It basically acts as loop - being each one of the ALU and accumulator acting as input and output and vice- versa, this only happens when the clk and load =1 giving the provided input to its output.

Moreover, **MDR**I is a 8-bit register that holds a value read from memory, and passes it to the component when it needs to be implemented and executed.

Port-mapping (port-map statements) go in each of the component files as that is the part of the code that is going to give the results in general.

Furthermore in the **Control Unit** code, it is as important as the Program counter code and other vhdl files. In the Control Unit it acts as a leader of all components where it coordinates the operations of CPU components including incrementing the PC, accessing memory/registers, and ALU operations. The control unit models as a state machine that has instructions representing a state. The CU determines which register is active and what the next state is going to be. Therefore, for this signals are used in the code so that all information and instructions are done in the right order.

The **Reg** (Register) file is the code for each of the register components. Components including the accumulator, IR, MAR, MDRI, MDRO use the register code for their port maps.

The **TwoToOneMux** file is placed before the MAR as it only receives one out of two inputs which is controlled by the control unit.

The **SevenSeg** file converts binary outputs to be able to be shown on a seven segment display unit. The boolean expressions for these were taken from lab 2. Accumulator and PC are displayed.

### 5. Problems occurred and solutions

One of the problems faced was the connections made to each element. Due to the complexity of the components and trying to understand the flow of the CPU it helped to read the in-depth provided notes. What took a while to understand was that the full output of the internal register goes to the MAR but must pass through the multiplexer first.

Another big issue was file path and file name errors when the waveform was being simulated. This issue was solved by copy pasting each separate VHDL file into a new

version and all the files were neatly placed in respected folders. Another sub issue to this was a bit technical for which the intel support page was used. For some reason the output waveform file was being saved in the Output files as it should instead be placed with the other VHDL files.

## 6. Completed Code

(Rest of code files are inserted in appendix) These two were significant as they were not entirely provided.

Control Unit Code

```
⊟begin
                                                                               □process(currentState)
31
32
33
34
35
36
37
      □process(clk)
                                                                                 begin
                                                                                     toALoad <= '0';
toMDROLoad <= '0';
toALUOp <= "000";
                                                                        91
       begin
                                                                        92
93
            if(clk'event and clk='1') then
                case currentState is
                                                                               ₽
                                                                                     case currentState is
                     -- decode instruction
                                                                                         when increment_pc =>
   toALoad <= '0';</pre>
                                                                        95
                    when increment_pc =>
                                                                        96
                        currentState <= load_mar;
                                                                        97
                                                                                              toPCIncrement <= '1';
38
                    when load_mar =>
                                                                                              toMARMux <= '0';
toMARLoad <= '0';</pre>
                                                                        98
39
40
                        currentState <= read_mem;
                                                                        99
                    when read_mem =>
                                                                        00
                                                                                              toRAMWriteEnable <= '0';
41
42
43
                        currentState <= load_mdri;
                                                                                              toMDRILoad <= '0';
toIRLoad <= '0';</pre>
                                                                        01
                    when load_mdri =>
                                                                        .02
                                                                                              toMDROLoad <= '0'
toALUOp <= "000";
                        currentState <= load_ir;
                                                                        103
44
45
                    when load_ir =>
                                                                       L04
                        currentState <= decode;
                                                                                         when load_mar =>
  toALoad <= '0';</pre>
                                                                        L05
46
47
                                                                                              toPCIncrement <= '0';
toMARMux <= '0';
toMARLoad <= '1';
                     -- determine instruction
                                                                        L07
48
                    when decode =>
                                                                        108
                        if opCode = "000" then
49
50
51
52
53
54
55
56
57
58
60
61
62
63
64
65
      ₽
                                                                        109
      十回十回十回
                            currentState <= ldaa_load_mar;
                                                                       10
                                                                                              toRAMWriteEnable <= '0';
                                                                                              toMDRILoad <= '0';
toIRLoad <= '0';
                        elsif opCode = "001" then
                                                                       11
                        currentState <= adaa_load_mar;
elsif opCode = "010" then</pre>
                                                                       12
                                                                                              toMDROLoad <= '0';
                                                                        13
                                                                                         when read_mem =>
  toALoad <= '0';</pre>
                                                                       14
                            currentState <= staa_load_mdro;</pre>
                                                                        15
                                                                                              toPCIncrement <= '0';
                            currentState <= increment_pc;</pre>
                                                                       116
                                                                                              toMARMux <= '0';
toMARLoad <= '0';
                                                                       17
                        end if;
                                                                        18
                                                                        19
                                                                                              toRAMWriteEnable <= '0';
                     -- load instruction
                                                                                              toMDRILoad <= '0';
toIRLoad <= '0';</pre>
                                                                       L20
                    when ldaa_load_mar =>
                                                                        .21
                        currentState <= ldaa_read_mem;
                                                                                              toMDROLoad <= '0';
                                                                        .22
                     when ldaa_read_mem =>
                                                                                         when load_mdri => --CODED
  toALoad <= '0';</pre>
                                                                       L23
                        currentState <= ldaa_load_mdri;
                                                                       24
                    when ldaa_load_mdri =>
                                                                                              toPCIncrement <= '0';
                        currentState <= ldaa_load_a;
                                                                                              toMARMux <= '0';
toMARLoad <= '0';
                                                                        126
66
67
                    when Idaa_load_a =>
                                                                        27
                        currentState <= increment_pc;
                                                                       28
                                                                                              toRAMWriteEnable <= '0';
68
                                                                                              toMDRILoad <= '1';
toIRLoad <= '0';
toMDROLoad <= '0';</pre>
                                                                        L29
69
70
71
72
73
74
75
76
77
78
80
81
82
83
                     -- add instruction
                                                                        130
                    when adaa_load_mar =>
                                                                       131
                                                                                         when load_ir => --CODED
  toALoad <= '0';</pre>
                        currentState <= adaa_read_mem;
                                                                       132
                    when adaa_read_mem =>
                                                                        133
                        currentState <= adaa_load_mdri;
                                                                        134
                                                                                              toPCIncrement <= '0';
                                                                                              toMARMux <= '0';
toMARLoad <= '0';
                    when adaa_load_mdri =>
                                                                        135
                        currentState <= adaa_store_load_a;</pre>
                                                                       136
                    when adaa_store_load_a =>
                                                                        137
                                                                                              toRAMWriteEnable <= '0';
                                                                                              toMDRILoad <= '0';
toIRLoad <= '1';
                                                                        138
                        currentState <= increment_pc;</pre>
                                                                       139
                                                                                              toMDROLoad <= '0';
                                                                        40
                     -- store instruction
                                                                                         when decode => --CODED
   toALoad <= '0';</pre>
                                                                        41
                    when staa_load_mdro =>
                                                                        42
                        currentState <= staa_write_mem;
                                                                                              toPCIncrement <= '0';
toMARMux <= '0';
toMARLoad <= '0';
                                                                        43
                    when staa_write_mem =>
                                                                        44
                        currentState <= increment_pc;</pre>
                                                                        L45
84
                                                                        46
                                                                                              toRAMWriteEnable <=
85
                end case;
                                                                                             toMDRILoad <= '0';
toIRLoad <= '0';
toMDROLoad <= '0';
                                                                        47
86
            end if;
                                                                        148
87
        end process;
                                                                        49
```

```
when ldaa_load_mar =>
  toALoad <= '0';</pre>
     toPCIncrement <= '0';
toMARMux <= '1';
toMARLoad <= '1';
      toRAMWriteEnable <= '0';
toMDRILoad <= '0';</pre>
                                                                         when adaa_load_mdri =>
     toIRLoad <= '0';
toMDROLoad <= '0';
toALUOp <= "101";
                                                                               toALoad <= '0';
                                                                               toPCIncrement <= '0':
                                                                               toMARMux <= '0';
toMARLoad <= '0';</pre>
when ldaa_read_mem =>
  toALoad <= '0';
  toPCIncrement <= '0';</pre>
                                                                               toRAMWriteEnable <= '0';
      toMARMux <= '0';
toMARLoad <= '0';
                                                                               toMDRILoad <= '1';
                                                                               toIRLoad <= '0';
      toRAMWriteEnable <= '0';
toMDRILoad <= '0';
                                                                               toMDROLoad <= '0':
      toIRLoad <= '0';
toMDROLoad <= '0';
                                                                         when adaa_store_load_a =>
when ldaa_load_mdri =>
toALoad <= '0';
toPCIncrement <= '0';
toMARMUX <= '0';
toMARLoad <= '0';
                                                                               toALoad <= '1';
                                                                               toPCIncrement <= '0';
                                                                               toMARMux <= '0';
                                                                               toMARLoad <= '0';
toMARLoad <= '0';
toRAMWriteEnable <= '0';
toMDRILoad <= '1';
toIRLoad <= '0';
toMDROLoad <= '0';
toALUOP <= "101";
when ldaa_load_a =>
toALoad <= '1';
toPCIncrement <= '0';
toMARMUX <= '0';
toMARMUX <= '0';
toMARLoad <= '0';
                                                                               toRAMWriteEnable <= '0';
                                                                               toMDRILoad <= '0';
                                                                               toIRLoad <= '0';
                                                                               toMDROLoad <= '0';
                                                                               toALUOp_<= "000";
                                                                         when staa_load_mdro =>
                                                                               toALoad <= '0';
                                                                               toPCIncrement <= '0';
                                                                               toMARMux <= '1';
      toRAMWriteEnable <= '0';
toMDRILoad <= '0';
                                                                               toMARLoad <= '1';
toMDRILoad <= '0';
toIRLoad <= '0';
toMDROLoad <= '0';
toALUOP <= "101";
when adaa_load_mar =>
toALoad <= '0';
toPCIncrement <= '0';
toMARMUX <= '1';
toMARLoad <= '1';
                                                                               toRAMWriteEnable <= '0';
                                                                               toMDRILoad <= '0';
                                                                               toIRLoad <= '0';
toMDROLoad <= '1';
toALUOp <= "100";</pre>
                                                                         when staa_write_mem =>
      toRAMWriteEnable <= '0';
toMDRILoad <= '0';</pre>
                                                                               toALoad <= '0';
                                                                               toPCIncrement <= '0';
     toIRLoad <= '0';
toMDROLoad <= '0';
toALUOp <= "000";
                                                                               toMARMux <= '0';
toMARLoad <= '0';</pre>
when adaa_read_mem =>
toALoad <= '0';
toPCIncrement <= '0';
toMARMUX <= '0';
toMARLoad <= '0';
                                                                               toRAMWriteEnable <= '1';
                                                                               toMDRILoad <= '0';
                                                                               toIRLoad <= '0';
                                                                               toMDROLoad <= '0';
     toRAMWriteEnable <= '0';
toMDRILoad <= '0';
toIRLoad <= '0';
toMDROLoad <= '0';
                                                                    end case;
                                                              end process;
                                                             end behavior;
```

#### **Program Counter Code**


```
[library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
 2
 4
5
 6
7
     □entity programCounter is
           port(
     8
               cĺk:
                             in std_logic;
 9
               increment: in std_logic;
10
               output:
                          out std_logic_vector(7 downto 0)
11
12
      end programCounter;
13
14
     □architecture behavior of programCounter is
15
     ⊟begin
16
     □process(clk,increment)
           variable counter: integer := 0;
17
18
           begin
19
     ᆸ
               if (clk'event and clk='1' and increment = '1') then
20
21
                  counter := counter + 1;
                  output <= conv_std_logic_vector(counter,8);
22
23
24
               end if;
      end process;
end behavior;
```

#### CPU Code (port map statements)


```
begin
-- memory
118
119
       | -- memory | map(clk => clk, readAddr => MARTORAMReadAddr(4 downto 0), datain => MDROTORAMDatain, dataout => RAMDataoutTOMDRI, we => CUTORAMWriteEnable);
120
121
122
123
124
125
126
127
128
130
131
        -- accumulator
       = mapAccumulator: reg port map(clk => clk,
load => cUTOALoad,
input => ALUOut,
output => ATOALUB);
133
134
135
      mapALU: ALU port map(A => MDRIOUT,
B => ATOALUB,
ALUOP => CUTOALUOP,
output => ALUOUT);
136
137
138
        -- program counter
       139
140
141
      142
143
144
146
147
148
149
151
152
153
155
156
157
158
159
      = MAR MUX
= mapMARMux: twoToOneMux port map(A => pcToMARMux,
B => IROut,
address => CUToMARMUX,
output => muxToMAR);
      161
162
163
164
165
       167
168
169
170
171
172
```

```
173
    -- control un<u>i</u>t
174
    mapcu: controlunit port map(clk => clk,
175
                           opCode => IROut(7 downto 5),
176
177
                           toALoad => CUToALoad,
                           toMARLoad => CUTOMARLoad,
178
179
                           toIRLoad => CUToIRLoad,
                           toMDRILoad => CUtoMDRILoad,
180
                           toMDROLoad => CUToMDROLoad,
181
                           toPCIncrement => CUtoPCIncrement,
182
                           toMARMUX => CUToMARMUX,
                           toRAMWriteEnable => CUtoRAMWriteEnable,
183
184
                           toALUOp => CUToALUOp);
185
186
     -- ssd
    187
188
189
190
191
                           o(0) => ssd2(0);
192
    193
194
195
196
197
     pcOut <= PCToMARMux;</pre>
198
     irOutput <= IROut;
199
     aOut <= ATOALUB;
200
     marOut <= IROut(7 downto 5)&MARTORAMReadAddr(4 downto 0);</pre>
201
     mdriOutput <= MDRIOut;
202
     mdroOutput <= MDROToRAMDataIn;
203
    Lend behavior;
204
```

## 7. Finite State Machine Diagram




## 8.Block Diagram with components and Connections



## 9. Results

Memory Data						
RAM	Binary	OpCode(3 MSB from binary)	Address(5 LSB from binary)	Value	Accumulator	
0	00000101	000-loadA	00101	6	6	
1	00100011	001-addA	00011	7	13	
2	01000111	010-storeA	00111	13	13	
3	00000111	000-loadA	00111	13	13	
4	00101000	001-addA	01000	1	14	
5	00000110	010-storeA	00110	20	20	
6	00010100	010-storeA	10100	0	0	
7	00001101	010-storeA	01101	0	0	
8	0000001	010-storeA	00001	35	35	



As we can see in this output waveform the value in the accumulator changes as the CPU traverses the hard coded RAM. The first address is 00000101 so it will load (000) the value of address 00101 (5) which is 6 into the accumulator. Then on the next clock cycle it will add the value of address 3 to the accumulator which is 7. So now 7 + 6 is 13 which is shown in the accumulator at this point in time.

### 10. Conclusion

This project does a good job of integrating key ideas learned throughout the semester. Main concepts such as ALU, memory and finite state machines are used to build this "simple" CPU. Even after completion of this project it still feels very daunting and complex for an introduction to digital logic design course. I think what would make this CPU better would be if we could be able to perform more operations or some method of user interface to perform desired tasks.

## 11. Appendix

#### **ALU Code**

```
Tibrary ieee;
              use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
   2
   3
   4
   5
   6
7
           ⊟entity alu is
                     port(
           A: in std_logic_vector(7 downto 0);
B: in std_logic_vector(7 downto 0);
ALUOP: in std_logic_vector(2 downto 0);
output: out std_logic_vector(7 downto 0)
   8
  9
10
11
             - );
end alu;
12
13
14
15
           □architecture behavior of alu is
16
           ⊟begin
17
           □process(A,B,ALUOp)
18
           begin
                    if(ALUOp = "000") then output <= (A + B);
elsif(ALUOp = "001") then output <= (A - B);
elsif(ALUOp = "010") then output <= (A and B);
elsif(ALUOp = "011") then output <= (A or B);
elsif(ALUOp = "100") then output <= B;
elsif(ALUOp = "101") then output <= A;
end if:</pre>
19
           20
           21
           22
           23
           24
           25
                     end if;
           end process;
26
              end behavior:
```

#### **Memory Code**

```
[library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
 1
2
3
4
       entity memory is
    generic(width: integer := 8; depth: integer := 32; addr: integer := 5);
port(
    clk: in std_logic;
  6
 7
8
9
                                      in std_logic;
in std_logic_vector(4 downto 0);
in std_logic_vector(7 downto 0);
out std_logic_vector(7 downto 0)
10
                    we:
11
12
                    readAddr:
                    dataIn:
13
                    dataOut:
14
15
16
17
18
          - );
end memory;
        □architecture behavior of memory is
        19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
        ibegin
        □ process(clk, we)
| begin
□ if clk'event
               if clk'event and clk='0' then
   if we = '0' then
     dataOut <= mem(conv_integer(readAddr));
   elsif we = '1' then</pre>
                         mem(conv_integer(readAddr)) <= dataIn;</pre>
               end if;
end if;
        end if;
end process;
end behavior;
```

#### **Program Counter Code**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
 2
 3
 4
       use ieee.std_logic_unsigned.all;
 5
 6
7
     □entity programCounter is
     port(
 8
              cĺk:
                             in std_logic;
 9
                           in std_logic;
              increment:
10
              output:
                           out std_logic_vector(7 downto 0)
11
12
      end programCounter;
13
14
     □architecture behavior of programCounter is
     □begin
15
     □process(clk,increment)
16
17
           variable counter: integer := 0;
18
           begin
     (clk'event and clk='1' and increment = '1') then
counter := counter + 1;
19
20
21
22
                  output <= conv_std_logic_vector(counter,8);
              end if;
      end process;
23
24
       end behavior;
```

#### **Registers Code**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
 2
 3
 4
         use ieee.std_logic_unsigned.all;
 5
 6
7
      ⊟entity reg is
             port(
clk:
      8
                              in std_logic;
                 load: in std_logic;
input: in std_logic_vector(7 downto 0);
output: out std_logic_vector(7 downto 0)
 9
10
11
12
        -  );
end reg;
13
14
15
      □architecture behavior of reg is
16
      ⊟begin
17
      □ process(clk,load)
18
       begin
19
20
             if(clk'event and clk='1' and load='1') then
      output <= input;
21
             end if;
       end process;
end behavior;
22
23
```

#### TwoToOneMuxCode

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
 2
 4
 5
       □ entity twoToOneMux is □ port(
 6
7
8
                     A: in std_logic_vector(7 downto 0);
B: in std_logic_vector(7 downto 0);
address: in std_logic;
output: out std_logic_vector(7 downto 0)
                   Α:
 9
10
11
         end twoToOneMux;
12
13
14
        □architecture behavior of twoToOneMux is
15
16
17
        ⊟begin
        □ process(A,B,address)
        begin
18
              if(address = '0') then
19
20
21
22
23
        茵
                output <= A;
elsif(address = '1') then
       end it;
end process;
end behavior;
                 output <= B;
24
25
```