

IPC-2221B

Generic Standard on Printed Board Design

Developed by the IPC-2221 Task Group (D-31b) of the Rigid Printed Board Committee (D-30) of IPC

Supersedes:

IPC-2221A - May 2003 IPC-2221 - February 1998 Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC 3000 Lakeside Drive, Suite 309S Bannockburn, Illinois 60015-1249 Tel 847 615.7100 Fax 847 615.7105

Table of Contents

1	SCOPE1	4	MATERIALS	. 21
1.1	Purpose 1	4.1	Material Selection	. 21
1.2	Documentation Hierarchy 1	4.1.1	Material Selection for Structural Strength	. 21
1.3	Presentation 1	4.1.2	Material Selection for Electrical Properties	. 21
1.3.1		4.1.3	Material Selection for Environmental Properties	21
1.4	Interpretation	4.2	Dielectric Base Materials (Including	. 21
1.5	Definition of Terms	1.2	Prepregs and Adhesives)	. 21
1.5.1		4.2.1	Preimpregnated Bonding Layer (Prepreg)	. 22
1.6	Classification of Products	4.2.2	Adhesives	. 22
1.6.1	71	4.2.3	Adhesive Films or Sheets	. 24
1.6.2		4.2.4	Electrically Conductive Adhesives	. 24
1.6.3 1.7	Producibility Level	4.2.5	Thermally Conductive/Electrically Insulating Adhesives	. 24
2	APPLICABLE DOCUMENTS 3	4.3	Laminate Materials	
2.1	IPC	4.3.1		
2.2	Joint Industry Standards 4	4.3.2		
2.3	Society of Automotive Engineers	4.3.3		
2.4	American Society for Testing and Materials 5	4.3.4		
2.5	Underwriters Labs	4.3.5	•	
2.6	IEEE		PC Card Form Factors	. 26
2.7	ANSI	4.4	Conductive Materials	. 26
2.8	ANSI/ESD	4.4.1	Electroless Copper Plating	. 29
2.9	PCMCIA 5	4.4.2	Semiconductive Coatings	. 29
		4.4.3	Electrolytic Copper Plating	. 29
	GENERAL REQUIREMENTS 6	4.4.4	Gold Plating	. 29
3.1	Information Hierarchy	4.4.5	Immersion Silver	. 31
3.1.1		4.4.6	Immersion Tin	. 31
3.1.2	1	4.4.7	Organic Solderability Preservative (OSP)	. 32
3.2	Design Considerations	4.4.8	-	
3.3	Schematic/Logic Diagram	4.4.9	_	
3.4	Density Evaluation	4.4.1	•	
3.5	Parts List	4.4.1	•	
3.6	Test Requirement Considerations		Board Contacts	. 34
3.6.1		4.4.1	2 Metallic Foil/Film	. 34
3.6.2	ž ž	4.5	Electronic Component Materials	. 36
3.6.3	,	4.5.1	Embedded (Buried) Resistors	. 36
3.6.4	Functional Test Concern for Printed Board Assemblies	4.5.2	Embedded (Buried) Capacitors	. 36
3.6.5		4.5.3		
5.0.5	Assemblies	4.6	Organic Protective Coatings	
3.6.6		4.6.1	Solder Mask Coatings	
3.7	Layout Evaluation	4.6.2		
3.7.1	-	4.6.3	_	
3.7.2	, c	4.7	Marking and Legends	
2.,.2	Table in the state of the state	,	Training and Dogondo	. 50

4.7.1	ESD Considerations	39	6.4	Impedance Controls	58
5 M	IECHANICAL/PHYSICAL PROPERTIES	39	6.4.1	Microstrip	59
5.1	Fabrication Considerations		6.4.2	Embedded Microstrip	60
5.1.1	Bare Printed Board Fabrication	39	6.4.3	Stripline Properties	61
5.2	Product/Printed Board Configuration	39	6.4.4	Asymmetric Stripline Properties	61
5.2.1	Printed Board Type		6.4.5	Capacitance Considerations	62
5.2.2	Printed Board Size		6.4.6	Inductance Considerations	63
5.2.3	Printed Board Geometries (Size and Shape)		7 TH	IERMAL MANAGEMENT	65
5.2.4	Bow and Twist		7.1	Cooling Mechanisms	65
5.2.5	Structural Strength	42	7.1.1	Conduction	65
5.2.6	Composite (Constraining-Core) Printed		7.1.2	Radiation	65
	Boards	42	7.1.3	Convection	66
5.2.7	Vibration Design	43	7.1.4	Altitude Effects	66
5.3	Assembly Requirements	44	7.2	Heat Dissipation Considerations	66
5.3.1	Mechanical Hardware Attachment	44	7.2.1	Printed Board Housings	66
5.3.2	Part Support	44	7.2.2	Individual Component Heat Dissipation	67
5.3.3 5.3.4	Assembly and Test Tooling Rails for PC Card Form Factor	45	7.2.3	Thermal Management Considerations for Printed Board Heatsinks	67
3.3.4	Printed Boards	45	7.2.4	Assembly of Heatsinks to Printed Boards	
5.4	Dimensioning Systems	45	7.2.5	Special Design Considerations for SMT	
5.4.1	Dimensions and Tolerances			Printed Board Heatsinks	69
5.4.2	Component and Feature Location	45	7.3	Heat Transfer Techniques	70
5.4.3	Datum Features		7.3.1	Coefficient of Thermal Expansion (CTE)	7 0
5.5	Printed Board Thickness Tolerance		5 .00	Characteristics	
5.6	Panelization		7.3.2	Thermal Transfer	
5.7	Palletization		7.3.3	Thermal Matching	
_			7.4	Thermal Design Reliability	/0
	LECTRICAL PROPERTIES		8 CC	DMPONENT AND ASSEMBLY ISSUES	72
6.1	Electrical Considerations		8.1	General Placement Requirements	73
6.1.1	Electrical Performance		8.1.1	Automatic Assembly	73
6.1.2	Power Distribution Considerations		8.1.2	Component Placement	73
6.1.3	Circuit Type Considerations		8.1.3	Orientation	74
6.2	Conductive Material Requirements	56	8.1.4	Accessibility	75
6.3	Electrical Clearance	56	8.1.5	Design Envelope	75
6.3.1	B1-Internal Conductors	57	8.1.6	Component Body Centering	75
6.3.2	B2-External Conductors, Uncoated, Sea Level to 3050 m [10,007 feet]	57	8.1.7	Flush Mounting Over Conductive Areas	
6.3.3	B3-External Conductors, Uncoated, Over		8.1.8 8.1.9	Clearances	
	3050 m [10,007 feet]	57	8.1.10	Heat Dissipation	78
6.3.4	B4-External Conductors, with Permanent Polymer Coating (Any Elevation)	58	8.1.11	Stress Relief	
6.3.5	A5-External Conductors, with Conformal	50	8.2	General Attachment Requirements	
0.5.5	Coating over Assembly (Any Elevation)	58	8.2.1	Through-Hole	
6.3.6	A6-External Component Lead/Termination,		8.2.2	Surface Mounting	
	Uncoated, Sea Level to 3050 m		8.2.3	Mixed Assemblies	
	[10,007 feet]	58	8.2.4	Soldering Considerations	
6.3.7	A7-External Component Lead/Termination, with Conformal Coating (Any Elevation)	58	8.2.5	Connectors and Interconnects	
	with Comornial Coating (Any Elevation)	50	0.2.3	Connectors and interconnects	01

8.2.6	Fastening Hardware	83	10	GENERAL CIRCUIT FEATURE
8.2.7	Stiffeners	83	10.1	REQUIREMENTS
8.2.8	Lands for Flattened Round Leads	84	10.1	Conductor Characteristics
8.2.9	Solder Terminals	84	10.1.1	
8.2.10	Eyelets	86	10.1.2	
8.2.11	Special Wiring	86	10.1.3	ε
8.2.12	Heat Shrinkable Devices	87	10.1.4	1 0
8.2.13	Bus Bar	87	10.1.5	
8.2.14	Flexible Cable	87	10.2	Land Characteristics
8.3	Through-Hole Requirements	87	10.2.	
8.3.1	Leads Mounted in Through-Holes	87	10.2.2	\mathcal{E}
8.4	Standard Surface Mount Requirements	91	10.2.3	
8.4.1	Surface-Mounted Leaded Components	91	10.2.4	
8.4.2	Flat-Pack Components	92	10.3	Large Conductive Areas 106
8.4.3	Ribbon Lead Termination	92	11	DOCUMENTATION 106
8.4.4	Round Lead Termination	92	11.1	Special Tooling
8.4.5	Component Lead Sockets	92	11.2	Layout 108
8.5	Fine Pitch SMT (Peripherals)	93	11.2.1	1 Viewing 108
8.6	Bare Die	93	11.2.2	2 Accuracy and Scale 108
8.6.1	Wire Bond	93	11.2.3	3 Layout Notes 108
8.6.2	Flip Chip	93	11.2.4	4 Automated-Layout Techniques 108
8.6.3	Chip Scale	93	11.3	Deviation Requirements
8.7	Tape Automated Bonding	93	11.4	Phototool Considerations
8.8	Grid Array SMT	93	11.4.1	1 Artwork Master Files 109
8.9	No-Lead Devices	94	11.4.2	Film Base Material 109
8.9.1	Small Outline and Quad Flat No Lead with Pullback Leads (PQFN, PSON)	94	11.4.3	2
8.10	Compliant Pin Design Guidelines	95	12	QUALITY ASSURANCE 109
9 HC	DLES/INTERCONNECTIONS	95	12.1	Conformance Test Coupons 109
9.1	General Requirements for Lands with Holes		12.2	Material Quality Assurance 110
9.1.1	Land Requirements		12.2.	
9.1.2	Annular Ring Requirements		12.2.2	2 Compliant Pin
9.1.3	Thermal Relief in Conductor Planes		12.3	Conformance Evaluations 110
9.1.4	Lands for Flattened Round Leads		12.3.	1 Coupon Quantity and Location 110
9.2	Holes		12.3.2	2 Coupon Identification
9.2.1	Unsupported Holes		12.3.3	3 General Coupon Requirements 114
9.2.2	Plated Holes		12.4	Individual Coupon Design 114
9.2.3	Location		12.4.	
9.2.4	Hole Pattern Variation	100	10.47	Rework Simulation, Registration) Coupons 114
9.2.5	Location Tolerances	100	12.4.2	2 Moisture and Insulation Resistance Coupons
9.2.6	Quantity	101	12.4.3	
9.2.7	Spacing of Adjacent Holes	101	12.4.4	• •
9.2.8	Aspect Ratio	101	12.4.5	• •
9.3	Via Protection	101		Coupons
9.3.1	Via Protection Requirements	101	12.4.6	6 Solder Mask Adhesion Coupons 115
9.3.2	Via Fill	101	12.4.7	7 Surface Insulation Resistance Coupons 115

12.4.8	Peel Strength and Plating Adhesion		Figure 5-11	Fiducial Clearance Requirements	51
12.40	Coupons 1		Figure 5-12	Printed Board Panelization/ Palletization, mm	51
12.4.9	Controlled Impedance Coupons		Figure 5-13	Example of Connector Key Slot	01
	Optional Legacy Registration Coupons 1	.10	9	Location and Tolerance, mm [in]	52
12.4.11	Legacy N Coupon (Peel Strength, Surface Mount Bond Strength - Optional for SMT) 1	16	Figure 6-1	Voltage/Ground Distribution Concepts	
12.4.12	Coupon X (Bending Flexibility and		Figure 6-2	Single Reference Edge Routing	
	Endurance, Flexible Printed Board) 1	16	Figure 6-3	Circuit Distribution	55
12.4.13	Process Control Test Coupon 1	16	Figure 6-4	Transmission Line Printed Board Construction	59
APPEN	DIX A 1	17	Figure 6-5	Capacitance vs. Conductor Width and	
APPEN	DIX B 1	42		Dielectric Thickness for Microstrip Lines, mm [in]	63
APPEN	DIX C 1	62	Figure 6-6	Capacitance vs. Conductor Width and	
AFFEIN	51x C	.02	E: 0.7	Spacing for Striplines, mm [in]	
	Figures		Figure 6-7	Single Conductor Crossover	64
Figure 1	1 Microvia Definition	2	Figure 7-1	Component Clearance Requirements for Automatic Component Insertion	68
Figure 3	· ·	9	Figure 7-2	Relative Coefficient of Thermal Expansion (CTE) Comparison	71
Figure 3	2 Test Land Free Area for Parts and Other Intrusions	16	Figure 8-1	Component Orientation for Boundaries	, ,
Figure 3	3 Test Land Free Area for Tall Parts	16	90.00	and/or Wave Solder Applications	75
Figure 3	4 Probing Test Lands	16	Figure 8-2	Component Body Centering	75
Figure 3	5 Example of Usable Area Calculation, mm [in] (Usable area determination includes clearance)	e.	Figure 8-3	Axial-Leaded Component Mounted Over Conductors	76
	allowance for edge printed board connector		Figure 8-4	Uncoated Board Clearance	76
	area, printed board guides, and printed board extractor.)	10	Figure 8-5	Clamp-Mounted Axial-Leaded Component	76
Figure 3			Figure 8-6	Adhesive-Bonded Axial-Leaded	76
Figure 4	•		Figure 8-7	Component	
Figure 5			Figure 8-8	Example of Filleting Compared to Bonding Mounting with Feet or Standoffs	
	Standardization, mm [in]	41	Figure 8-9	Heat Dissipation Examples	
Figure 5		40	Figure 8-10	Lead Bends	
F:	Configuration	43	Figure 8-10	Typical Lead Configurations	
Figure 5	3A Multilayer Metal Core Printed Board with Two Symmetrical Copper-Invar-Copper		Figure 8-12	Typical Keying Arrangement	
	Constraining Cores (when the Copper-		Figure 8-13		
	Invar-Copper planes are connected to the plated-through hole, use thermal		Figure 8-14	Printed Board Edge Tolerancing Lead-In Chamfer Configuration	
	relief per Figure 9-4)	43	Figure 8-15	Two-Part Connector	
Figure 5			Figure 8-16		
	Board with a Copper-Invar-Copper Center Core	13	Figure 8-17	Edge-Board Adapter Connector	03
Figure 5		40	rigule 6-17	Round or Flattened (Coined) Lead Joint Description	85
_	Bilateral Tolerance, mm [in]	46	Figure 8-18	Standoff Terminal Mounting, mm [in]	85
Figure 5		47	Figure 8-19	Dual Hole Configuration for Interfacial	00
Figure 5	6 Example of Location of a Pattern of PTHs, mm [in]	48	Figure 8-20	and Interlayer Terminal Mountings Partially Clinched Through-Hole Leads	
Figure 5			Figure 8-21	Dual In-Line Package (DIP) Lead Bends	
J	Holes, mm [in]	48	Figure 8-22	Solder in the Lead Bend Radius	
Figure 5	8 Example of Location of a Conductor Pattern Using Fiducials, mm [in]	49	Figure 8-23	Two-Lead Radial-Leaded Components	
Figure 5	9 Example of Printed Board Profile Location		Figure 8-24	Radial Two-Lead Component	g۸
	and Tolerance, mm [in]	50	Figuro 9 25	Monitory Clearance mm [in]	
Figure 5	10 Example of a Printed Board Drawing Utilizing Geometric Dimensioning and		Figure 8-25 Figure 8-26	Meniscus Clearance, mm [in] "TO" Can Radial-Leaded Component,	טט
	Tolerancing, mm [in]	50	1 19u1 6 0-20	mm [in]	89

Figure 8-27	Perpendicular Part Mounting, mm [in]	90	Figure A.5-1	E Coupon Layout, mm [in]	126
Figure 8-28	Flat-Packs and Quad Flat-Packs	90	Figure A.5-2	E Coupon	127
Figure 8-29	Examples of Configuration of Ribbon		Figure A.6-1	S Coupon Layout, mm [in]	128
	Leads for Through-Hole Mounted Flat-Packs	00	Figure A.6-2	S Coupon Example Layers	129
Figure 8-30	Metal Power Packages with Compliant	90	Figure A.7-1	W Coupon Layout, mm [in]	130
rigure 0-30	Leads	90	Figure A.7-2	W Coupon Layout	131
Figure 8-31	Metal Power Package with Resilient Spacers	90	Figure A.8-1	D Coupon Layout with A and B Features, mm [in]	132
Figure 8-32	Metal Power Package with Noncompliant Leads	90	Figure A.8-2	D Coupon Example Layers with A and B Features	133
Figure 8-33	Examples of Flat-Pack Surface Mounting	91	Figure A.8-3	D Coupon Layout with Non-through Via B Features, mm [in]	100
Figure 8-34	Round or Coined Lead	92	Figure A.9-1	G Coupon Layout, mm [in]	
Figure 8-35	Configuration of Ribbon Leads for Planar		•	G Coupon Example Layers	
F: 0.00	Mounted Flat-Packs			H Coupon Layout, mm [in]	
Figure 8-36	Heel Mounting Requirements			H Coupon Example Layers	
Figure 8-37	TSSOP Package Construction				
Figure 8-38	SQFP Package Construction	93		P Coupon Everpole Layers	
Figure 8-39	Examples of Ball Grid Array (BGA) Package Construction	94	_	P Coupon Example LayersZ Coupon Layout (Microstrip and	139
Figure 8-40	Ceramic Column Grid Array (CGA) Package Construction			edge-coupled microstrip), mm [in]	
Figure 8-41	Land Grid Array (LGA) Package	94	•	Z Coupon Example Layers	141
	Construction		Figure A.12-3	Z Coupon Layout (Microstrip and edge-coupled microstrip using	4.44
Figure 8-42	Quad Flat No-Lead (QFN) Construction		Figure D 0 4	alternative test points), mm [in]	
Figure 8-43	Small Outline No-lead (SON) Construction	95	Figure B.2-1	Test Coupons A and B, mm [in]	143
Figure 8-44	Pullback Quad Flat No Lead (PQFN) Construction	95	Figure B.2-2	Test Coupons A and B (Conductor Detail), mm [in]	
Figure 9-1	Examples of Modified Land Shapes	96	Figure B.2-3	Test Coupon A/B, mm [in]	145
Figure 9-2	External Annular Ring		Figure B.2-4	Test Coupon A/B (Conductor Detail),	146
Figure 9-3	Internal Annular Ring	97	Figure D 0 4	mm [in]	
Figure 9-4	Typical Thermal Relief in Planes		Figure B.3-1	Coupon E, mm	147
Figure 10-1	Etched Conductor Characteristics 1	04	Figure B.3-2	"Y" Pattern for Chip Component Cleanliness Test Pattern	147
Figure 10-2	Example of Conductor Beef-Up or Neck-Down1	05	Figure B.4-1	Test Coupon S, mm [in]	
Figure 10-3	Conductor Optimization Between Lands 1	05	Figure B.5-1	Test Coupon M, Surface Mounting Solderability Testing, mm [in]	1/0
Figure 11-1	Flow Chart of Printed Board Design/ Fabrication Sequence	07	Figure B.6-1	Test Coupon D, mm [in]	
Figuro 11-2	'		Figure B.6-2	10 Layer Example	
Figure 11-2 Figure 11-3	Multilayer Printed Board Viewing		Figure B.6-3	Example of a 10 Layer Coupon D,	101
•	Gang Solder Mask Window		rigure b.o-3	Modified to Include Blind and Buried	
Figure 11-4 Figure 12-1	Pocket Solder Mask Window		Figure B.6-4	Vias Test Coupon D for Process Control of	152
Figure 12-2	Conformance Coupon Designs			4 Layer Printed Boards	153
Figure 12-3	Conformance Coupon Designs	13	Figure B.7-1	Test Coupon G, Solder Resist Adhesive, mm [in]	153
	Printed Board1	13	Figure B.8-1	Optional Coupon H, mm [in]	154
Figure 12-4	Systematic Path for Implementation of	10	Figure B.8-2	Comb Pattern Examples	
Eiguro A O 1	Statistical Process Control (SPC)		Figure B.9-1	Coupon C, External Layers Only, mm [in]	
Figure A.2-1	AB/R Coupon Layout, mm [in]			Test Coupon F, mm [in]	
Figure A.2-2	AB/R Coupon Example Layers		_	Test Coupon R, mm [in]	
Figure A.3-1	A/R Coupon Layout, mm [in]		_	Worst-Case Hole/Land Relationship	158
Figure A.3-2	A/R Coupon Example Layers		Figure B.11-1	Test Coupon N, Surface Mounting Bond	150
Figure A.4-1	B/R Coupon Layout, mm [in] 1	25		Strength and Peel Strength, mm [in]	159

Figure B.12-1	Test Coupon X, mm [in]	161	Table 5-3	Typical Assembly Equipment Limits 45
Figure B.12-2	Bending Test	161	Table 6-1	Electrical Conductor Spacing 57
	Tables		Table 6-2	Typical Relative Bulk Dielectric Constant of Printed Board Material60
Table 3-1	PCB Design/Performance Tradeoff Checklist	6	Table 6-3	Example Plane Sequences for a Six Layer Printed Board
Table 3-2	Component Grid Areas	. 19	Table 7-1	Effects of Material Type on Construction 65
Table 4-1	Typical Properties of Common Dielectric	00	Table 7-2	Emissivity Ratings for Certain Materials 66
Table 4-2	MaterialsFinal Finish and Coating Requirements		Table 7-3	Printed Board Heatsink Assembly Preferences
Table 4-3	Surface and Hole Copper Plating Minimum Requirements for Buried Vias >2 Layers, Through-Holes, and Blind Vias	. 27	Table 7-4	Comparative Reliability Matrix Component Lead/Termination Attachment
Table 4-4	Surface and Hole Copper Plating Minimum Requirements for Microvias	-	Table 9-1	Minimum Standard Fabrication Allowance for Interconnection Lands96
	(Blind and Buried)	. 27	Table 9-2	Annular Rings (Minimum) 97
Table 4-5	Surface and Hole Copper Plating		Table 9-3	Minimum Drilled Hole Size for Buried Vias 99
	Minimum Requirements for Buried Via Cores (2 Layers)	. 27	Table 9-4	Minimum Drilled Hole Size for Blind Vias 99
Table 4-6	Surface Finishes		Table 9-5	Minimum Hole Location Tolerance, dtp 101
Table 4-7	Gold Plating Uses		Table 9-6	Through-Hole Diameters Minimum and Maximum and Aspect Ratio, mm [in] 102
Table 4-8	ENIG Surface Finish Advantages and Disadvantages	. 30	Table 10-1	Internal Layer Foil Thickness After Processing
Table 4-9	ENIG/EG Surface Finish Advantages and Limitations	. 30	Table 10-2	External Conductor Thickness After
Table 4-10	ENEPIG Surface Finish Advantages and Disadvantages	21	Table 12-1	Plating
Table 4-11	Immersion Silver Surface Finish Advantages and Disadvantages		Table 12-2	Appendix B (Legacy) Coupon Requirements
Table 4-12	Immersion Tin Surface Finish Advantages		Table A.1-1	IPC Coupons 117
	and Disadvantages	. 32	Table A.2-1	AB/R Coupon Parameters, mm [in] 118
Table 4-13	OSP Surface Finish Advantages and Limitations	22	Table A.3-1	A/R Coupon Parameters, mm [in] 121
Table 4-14	Copper Foil/Film Requirements		Table A.4-1	B/R Coupon Parameters, mm [in] 124
Table 4-15	Metal Core Substrates		Table A.5-1	E Coupon Parameters, mm [in] 126
Table 4-16	Typical Minimum Solder Mask Clearances	. 50	Table A.6-1	S Coupon Parameters, mm [in] 128
Table 4 To	and Dams	. 37	Table A.7-1	W Coupon Parameters, mm [in] 130
Table 4-17	Conformal Coating Types and Thickness		Table A.8-1	D Coupon Parameters, mm [in] 132
	Range		Table A.9-1	G Coupon Parameters, mm [in] 134
Table 4-18	Conformal Coating Functionality	. 38	Table A.10-1	H Coupon Parameters, mm [in] 137
Table 5-1	Fabrication Assumptions and Considerations	40	Table A.11-1	P Coupon Parameters, mm [in] 139
Table 5-2	PC Card Form Factor Substrate	. 40	Table A.12-1	Z Coupon Parameters, mm [in] 140
14010 0 2	Dimensions	. 40	Table B.1-1	IPC-2221 Legacy Coupons 142

November 2012 IPC-2221B

Generic Standard on Printed Board Design

1 SCOPE

This standard establishes the generic requirements for the design of organic printed boards and other forms of component mounting or interconnecting structures, including PC card form factors. The organic materials may be homogeneous, reinforced, or used in combination with inorganic materials; the interconnections may be single, double, or multilayered.

- **1.1 Purpose** The requirements contained herein are intended to establish design principles and recommendations that **shall** be used in conjunction with the detailed requirements of a specific interconnecting structure sectional standard (see 1.2) to produce detailed designs intended to mount and connect components. This standard is not intended for use as a performance specification for finished printed boards nor as an acceptance document for electronic assemblies.
- **1.2 Documentation Hierarchy** This standard identifies generic physical design principles, and is supplemented by various sectional standards that provide sharper focus on specific aspects of printed board technology. These include:
- IPC-2222 Rigid organic printed board design
- IPC-2223 Flexible printed board design
- IPC-2225 Organic, MCM-L, printed board design
- IPC-2226 High Density Interconnect (HDI) printed board design

The documents are a part of the Family of Design Documents which is identified as IPC-2220. The number IPC-2220 is for ordering purposes only and includes this standard and the four listed above.

Note: IPC-2224, a sectional design standard for PC card form factors, was cancelled by the IPC. Relevant PC form factor design information has been transferred to this revision of IPC-2221 and to IPC-2222.

- **1.3 Presentation** All dimensions and tolerances in this standard are expressed in hard SI (metric) units and parenthetical soft imperial (inch) units. Users of this standard are expected to use metric dimensions. All dimensions greater than or equal to 0.1 mm [0.0039 in] will be expressed in millimeters and inches. All dimensions less than 0.1 mm [0.0039 in] will be expressed in micrometers and microinches.
- **1.3.1 Dimensional Units** The following is taken from National Institute of Standards and Technology Metric Information and Conversions: "Beginning January 1, 2010, the European Union Council Directive 80/181/EEC (Metric Directive) allowed the use of only metric units, and prohibited the use of any other measurements for most products sold in the European Union (EU). The Metric Directive made the sole use of metric units obligatory in all aspects of life in the European Union, extending to areas such as product literature and advertising."

Most component datasheets are provided in metric units. Many printed board designers spend a lot of time converting between imperial (inch) and SI (metric). Round-off errors, when converting units, can result in inaccuracies that result in marginal or failed designs. However, the printed board fabrication vendors often default to imperial units. Electronic Computer Aided Design (ECAD) tools accommodate both metric and imperial library components being placed on the same printed board because dimensional precision is large enough to describe most standard components accurately.

Problems arise when importing information from third party software or trying to mix units during printed board layout. For example, if a portion of the printed board design is an imported Drawing Exchange Format (.DXF) file with metric units that needs to interface with a digital portion done in imperial units, a problem can occur where the data from the two grids are mixed. Unlike importing from libraries, a conversion to printed board units is not always done when importing DXF.

While a user can convert printed board units from metric to imperial in modern day tools without problems, this should not be done too often during the design phase as repeated conversions can introduce unexpected errors. A single set of units should be used in the layout of the printed board. If imported data is in metric units, the layout portion of the process should use metric units. Once the layout is complete and verified, the designer can convert the printed board to imperial units for documentation, if necessary.

1.4 Interpretation "Shall," the imperative form of the verb, is used throughout this standard whenever a requirement is intended to express a provision that is mandatory. Deviation from a "shall" requirement may be considered if sufficient data is supplied to justify the exception.