

Tahmini Ders İeriđi


(Tentative Course Schedule – Syllabus)




- 1. Hafta:** Sayı sistemleri, onluk/ikilik taban sayı gösterimleri, mantıksal kapılar, computer system overview, başarıım (performance)
- 2. Hafta:** 2'lik tabanda işaretli sayılar, mikroişlemci tarihi, benchmarking, başarıım,
- 3. Hafta:** Başarıım, Amdahl yasası, RISC-V development Environment, Verilog HDL ile Birleşik (Combinational) devreler
- 4. Hafta:**, Verilog HDL ile sıralı (sequential) mantıksal devre ve sonlu durum makinası tasarımı, timing analysis
- 5. Hafta:** Aritmetik devre tasarımları: Toplama, çıkarma, arpma, bölme
- 6. Hafta:** Fixed ve Floating-Point sayı gösterimleri
- 7. Hafta:** RISC-V buyruk kümesi mimarisi (ISA) ve buyrukların tanıtımı
- 8. Hafta:** RISC-V buyruk kümesi mimarisi (ISA) ve buyrukların tanıtımı
- 9. Hafta:** Tek-evrim işlemci tasarımı (single-cycle CPU)
- 10. Hafta:** ok-evrim işlemci tasarımı (multi-cycle CPU)
- 11. Hafta:** Boruhatlı işlemci tasarımı (pipelined CPU)
- 12. Hafta:** Bellek sistemi ve hiyerarşisi
- 13. Hafta:** İleri mimari konuları: Branch prediction, superscalar cpu, out-of-order execution, multi-core systems
- 14. Hafta:** Gömülü sistemler, mikrodenetleyiciler, SoCs

Ripple-Carry Adder

2-bit Binary Adder



4-bit Ripple-Carry Adder




```
module ripple_carry_adder
#(parameter N = 4)
(
    input [N-1:0] a_i,
    input [N-1:0] b_i,
    input cin_i,
    output [N-1:0] s_o,
    output cout_o
);

wire [N:0] carry;

genvar i;
generate
for (i=0; i<N; i=i+1) begin
    full_adder full_adder_inst
    (
        .a_i(a_i[i]),
        .b_i(b_i[i]),
        .cin_i(carry[i]),
        .s_o(s_o[i]),
        .cout_o(carry[i+1])
    );
end
endgenerate



assign carry[0] = cin_i;
assign cout_o = carry[N];

endmodule
```




MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS8: COMBINATIONAL DEVRELER HALF FULL ADDER VERILOG




MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS9: MULTIPLEXER - DECODER - VERILOG ASSIGN KEYWORD




MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS10: VERILOG DAVRANIŞSAL MODELLEME - ALWAYS




D Flip-Flop


In other words, a D flip-flop copies D to Q on the rising edge of the clock and remembers its state at all other times. Reread this definition until you have it memorized; one of the most common problems for beginning digital designers is to forget what a flip-flop does.



D Latch



D Flip-Flop



D Flip-Flop Types & Register (Yazmaç)

```
module dff
(
input clk,
input d_i,
output reg q_o
);

always @(posedge clk ) begin
    q_o <= d_i;
end

endmodule
```

```
module dff
(
input clk,
input rstn,
input d_i,
output reg q_o
);

always @(negedge clk ) begin
    q_o <= d_i;
end

endmodule
```

```
module dff
(
input clk,
input rst,
input d_i,
output reg q_o
);

// active-high, synchronous reset
always @(posedge clk) begin
    if (rst) begin
        q_o <= 0;
    end else begin
        q_o <= d_i;
    end
end

endmodule
```

```
module dff
(
input clk,
input rstn,
input d_i,
output reg q_o
);

// active-low, synchronous reset
always @(posedge clk) begin
    if (!rstn) begin
        q_o <= 0;
    end else begin
        q_o <= d_i;
    end
end

endmodule
```

```
module dff
(
input clk,
input rst,
input d_i,
output reg q_o
);

// active-high, asynchronous reset
always @(posedge clk, posedge rst) begin
    if (rst) begin
        q_o <= 0;
    end else begin
        q_o <= d_i;
    end
end

endmodule
```

```
module dff
(
input clk,
input rstn,
input d_i,
output reg q_o
);

// active-low, asynchronous reset
always @(posedge clk, negedge rstn) begin
    if (!rstn) begin
        q_o <= 0;
    end else begin
        q_o <= d_i;
    end
end

endmodule
```

```
module register
#(parameter N = 8)
(
input clk,
input rstn,
input [N-1:0] d_i,
output [N-1:0] q_o
);

always @(posedge clk) begin
    if (!rstn) begin
        q_o <= 0;
    end else begin
        q_o <= d_i;
    end
end

endmodule
```

Sayaç (Counter) – Shift Register

```

module counter
#(parameter N = 4)
(
input clk,
input rstn,
input en_i,
output reg [N-1:0] count_o
);

reg [N-1:0] count;

always @(posedge clk) begin
    if (!rstn) begin
        count_o <= 0;
    end else begin
        if (en_i) begin
            count_o <= count_o + 1;
        end
    end
end

endmodule

```

```

module shreg
#(parameter N = 8)
(
input clk,
input rstn,
input datain_i,
input en_i,
input load_i,
input [N-1:0] loadval_i,
output dataout_o
);

reg [N-1:0] r_reg;


always @(posedge clk) begin
    if (!rstn) begin
        r_reg <= 0;
    end else begin
        if (load_i) begin
            r_reg <= loadval_i;
        end else if (en_i) begin
            r_reg[0] <= datain_i;
            r_reg[N-1:1] <= r_reg[N-2:0];
        end else begin
            r_reg <= r_reg;
        end
    end
end

assign dataout_o = r_reg[N-1];


endmodule

```


SONLU DURUM MAKİNELERİ




(a)




(b)

SONLU DURUM MAKİNELERİ (MOORE)

Giriş Sinyali : X
Çıkış Sinyali : Y
Durumlar : S0, S1, S2



SONLU DURUM MAKİNELERİ (MOORE)



```

module fsm_moore
(
    input clk,
    input rstn,
    input x_i,
    output reg y_o
);

reg [1:0] state;

localparam S0 = 2'b00;
localparam S1 = 2'b01;
localparam S2 = 2'b10;

```


```

always @(posedge clk) begin
    if (!rstn) begin
        state <= S0;
        y_o <= 0;
    end else begin
        case (state)
            S0 : begin
                y_o <= 0;
                if (!x_i) begin
                    state <= S2;
                end else begin
                    state <= S1;
                end
            end
            S1 : begin
                y_o <= 0;
                if (!x_i) begin
                    state <= S0;
                end else begin
                    state <= S2;
                end
            end
            S2 : begin
                y_o <= 1;
                if (!x_i) begin
                    state <= S0;
                end else begin
                    state <= S2;
                end
            end
            default: begin
                state <= S0;
            end
        endcase
    end
end

```

SONLU DURUM MAKİNELERİ (MEALY)

Giriş Sinyali : X
Çıkış Sinyali : Y
Durumlar : S0, S1, S2




```

always @(posedge clk) begin
    if (!rstn) begin
        state <= S0;
        y_o <= 0;
    end else begin
        case (state)
            S0 : begin
                if (!x_i) begin
                    y_o <= 1;
                    state <= S2;
                end else begin
                    y_o <= 1;
                    state <= S1;
                end
            end
            S1 : begin
                if (!x_i) begin
                    state <= S0;
                    y_o <= 0;
                end else begin
                    state <= S2;
                    y_o <= 1;
                end
            end
            S2 : begin
                if (!x_i) begin
                    state <= S0;
                    y_o <= 0;
                end else begin
                    state <= S2;
                    y_o <= 1;
                end
            end
            default: begin
                // Default case
            end
        endcase
    end
end
  
```

MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)


DERS11: SEQUENTIAL CIRCUITS – FLIP FLOP – RESET TİPLERİ



FDCE

Primitive: D Flip-Flop with Clock Enable and Asynchronous Clear


- PRIMITIVE_GROUP: REGISTER
- PRIMITIVE_SUBGROUP: SDR
- Families: UltraScale, UltraScale+



FDRE

Primitive: D Flip-Flop with Clock Enable and Synchronous Reset

- PRIMITIVE_GROUP: REGISTER
- PRIMITIVE_SUBGROUP: SDR
- Families: UltraScale, UltraScale+



TOBB ETÜ
Ekonomi ve Teknoloji Üniversitesi

MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)


DERS12: FINITE STATE MACHINES- SYNCHRONIZATION – VERILOG PARAMETER KEYWORD

```
module add_sub_8bit_sync
(
    input [7:0] in0_i,
    input [7:0] in1_i,
    input op_i,
    input clk,
    input rst_n,
    output [7:0] result_o
);

reg [7:0] result;

always @(posedge clk, negedge rst_n) begin
    if (rst_n == 1'b0) begin
        result <= 8'b00000000;
    end
    else begin
        if (op_i == 1'b0) begin
            result <= in0_i + in1_i;
        end
        else begin
            result <= in0_i - in1_i;
        end
    end
end

assign result_o = result;
endmodule
```





```
module reg_param
#(
    parameter N=32
)
(
    input [N-1:0] d_i,
    input rst_n,
    input clk,
    output [N-1:0] q_o
);

reg [N-1:0] q;

always @(posedge clk or negedge rst_n) begin
    if (rst_n == 1'b0) begin
        q <= (N{1'b0});
    end
    else begin
        q <= d_i;
    end
end

assign q_o = q;
endmodule
```



TOBB ETÜ
Ekonomi ve Teknoloji Üniversitesi

MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)


DERS13: FINITE STATE MACHINE DEVRE ANALİZİ – SAYAÇLAR (COUNTERS) VERILOG

```
module counter_param
#(
    parameter N = 8
)
(
    input clk,
    input rst_n,
    output [N-1:0] count_o
);

reg [N-1:0] count;

always @(posedge clk, negedge rst_n) begin
    if (rst_n == 1'b0) begin
        count <= {N{1'b0}};
    end
    else begin
        count <= count + 1;
    end
end



assign count_o = count;
endmodule
```



TOBB ETÜ
Ekonomi ve Teknoloji Üniversitesi


MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS14: FINITE STATE MACHINE DEVRE TASARIMI – VERILOG



TOBB ETÜ
Ekonomi ve Teknoloji Üniversitesi

STATIC TIMING ANALYSIS






FF1: Kaynak (Source) Flip-Flop

FF2: Hedef (Destination) Flip-Flop

Combinational Delay: Sinyalin birleşik (combinational) devre elemanlarında ilerlerken meydana gelen gecikme


Wire Delay (Routing Delay): Sinyalin bağlantı kablosu, yolu üzerinde ilerlerken meydana gelen gecikme





Setup Time (T_{setup}): Flip-Flop çıkış sinyalinin tutarlı olması için, Flip-Flop giriş sinyalinin (D1) saat sinyalinin yükselen kenarından önce beklemesi gereken süre.

Hold Time (T_{hold}): Flip-Flop çıkış sinyalinin tutarlı olması için, Flip-Flop giriş sinyalinin (D1) saat sinyalinin yükselen kenarından sonra beklemesi gereken süre.



STATIC TIMING ANALYSIS

SETUP TIME ANALİZİ - MAX FREKANS FORMÜLÜ

$$T_{\text{period}} - T_{\text{setup}} > T_{\text{cq}} + T_{\text{comb}}$$

$$T_{\text{period}} > T_{\text{cq}} + T_{\text{comb}} + T_{\text{setup}}$$

$$\text{Period (min)} = T_{\text{cq}} + T_{\text{comb}} + T_{\text{setup}}$$

$$\text{Frequency (max)} = 1 / (T_{\text{cq}} + T_{\text{comb}} + T_{\text{setup}})$$

$$\text{Slack} = T_{\text{period}} - (T_{\text{cq}} + T_{\text{comb}} + T_{\text{setup}})$$

Positive Slack



Negative Slack



HOLD TIME ANALİZİ

$$T_{\text{cq}} + T_{\text{comb}} > T_{\text{hold}}$$

if ($T_{\text{comb}} == 0$) “Back to back 2 FF durumu”

$$T_{\text{cq}} > T_{\text{hold}}$$

$$\text{Slack} = T_{\text{cq}} + T_{\text{comb}} - T_{\text{hold}}$$

Positive Slack




Negative Slack



MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS17: DURAĞAN ZAMAN ANALİZİ - STATIC TIMING ANALYSIS - SETUP & HOLD TIME



MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS18: VIVADO DURAĞAN ZAMAN ANALİZİ (STATIC TIMING ANALYSIS)

