Tahmini Ders İçeriği (Tentative Couse Schedule – Syllabus)




- 1. Hafta: Sayı sistemleri, onluk/ikilik taban sayı gösterimleri, mantıksal kapılar, computer system overview, başarım (performance)
- 2. Hafta: 2'lik tabanda işaretli sayılar, mikroişlemci tarihi, benchmarking, başarım,
- 3. Hafta: Başarım, Amdahl yasası, RISC-V development Environment, Verilog HDL ile Birleşik (Combinational) devreler
- **4. Hafta:**, Verilog HDL ile sıralı (sequential) mantıksal devre ve sonlu durum makinası tasarımı, timing analysis
- **5. Hafta:** Aritmetik devre tasarımları: Toplama, çıkarma, çarpma, bölme
- **6. Hafta:** Fixed ve Floating-Point sayı gösterimleri
- 7. Hafta: RISC-V buyruk kümesi mimarisi (ISA) ve buyrukların tanıtımı
- 8. Hafta: RISC-V buyruk kümesi mimarisi (ISA) ve buyrukların tanıtımı
- **9. Hafta:** Tek-çevrim işlemci tasarımı (single-cycle CPU)
- 10. Hafta: Çok-çevrim işlemci tasarımı (multi-cycle CPU)
- 11. Hafta: Boruhatlı işlemci tasarımı (pipelined CPU)
- **12. Hafta:** Bellek sistemi ve hiyerarşisi
- 13. Hafta: İleri mimari konuları: Branch prediction, superscalar cpu, out-of-order execution, multi-core systems
- 14. Hafta: Gömülü sistemler, mikrodenetleyiciler, SoCs






Ripple-Carry Adder

2-bit Binary Adder




4-bit Ripple-Carry Adder






```
module ripple carry adder
\#(parameter N = 4)
input [N-1:0] a i,
input [N-1:0] b_i,
input cin i,
output [N-1:0] s_o,
output cout o
wire [N:0] carry;
genvar i;
generate
for (i=0; i<N; i=i+1) begin
    full adder full adder inst
        .a_i(a_i[i]),
        .b_i(b_i[i]),
        .cin_i(carry[i]),
        .s_o(s_o[i]),
        .cout_o(carry[i+1])
    );
end
endgenerate
assign carry[0] = cin_i;
assign cout_o = carry[N];
endmodule
```





MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS8: COMBINATIONAL DEVRELER HALF FULL ADDER VERILOG



MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS9: MULTIPLEXER - DECODER - VERILOG ASSIGN KEYWORD


MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN) DERS 10: VERILOG DAVRANIŞSAL MODELLEME - ALWAYS

V=B"0001", S=2'b00 10[3:0]

V=B*0010*, S=2*b01 | I1[3:0]

V=B*0100*, S=2'b10 | I2[3:0]

V=8"1000", S=default [3[3:0]







Sıralı (Sequential) Devreler




Çıkış sinyali, giriş sinyallerinin hem o anki hem de geçmiş değerine bağlı olan devreler. İçerisinde bellek (memory) birimi bulundururlar. Devre içerisindeki belleğin o anki değeri, devrenin durumu (state) olarak adlandırılır.





D Flip-Flop

In other words, a D flip-flop copies D to Q on the rising edge of the clock and remembers its state at all other times. Reread this definition until you have it memorized; one of the most common problems for beginning digital designers is to forget what a flip-flop does.





D Flip-Flop Types & Register (Yazmaç)

```
1978
```

```
module dff
(
input clk,
input d_i,
output reg q_o
);
always @(posedge clk ) begin
    q_o <= d_i;
end
endmodule</pre>
```

```
module dff
(
input clk,
input d_i,
output reg q_o
);
always @(negedge clk ) begin
    q_o <= d_i;
end
endmodule</pre>
```

```
module dff
(
input clk,
input rst,
input d_i,
output reg q_o
);

// active-high, synchronous reset
always @(posedge clk) begin
    if (rst) begin
        q_o <= 0;
    end else begin
        q_o <= d_i;
    end
end
end</pre>
```

```
module register
\#(parameter N = 8)
input clk,
input rstn,
input [N-1:0] d i,
output [N-1:0] q o
always @(posedge clk) begin
    if (!rstn) begin
        q o <= 0;
    end else begin
        q o \leftarrow d i;
    end
end
endmodule
```



Sayaç (Counter) – Shift Register




```
module counter
\#(parameter N = 4)
input clk,
input rstn,
input en i,
output reg [N-1:0] count_o
);
reg [N-1:0] count;
always @(posedge clk) begin
    if (!rstn) begin
        count o \leftarrow 0;
    end else begin
        if (en i) begin
             count_o <= count_o + 1;</pre>
        end
    end
end
endmodule
```

```
module shreg
\#(parameter N = 8)
input clk,
input rstn,
input datain i,
input en_i,
input load i,
input [N-1:0] loadval_i,
output dataout_o
reg [N-1:0] r_reg;
always @(posedge clk) begin
    if (!rstn) begin
        r reg <= 0;
    end else begin
        if (load i) begin
                            <= loadval i;
            r_reg
        end else if (en i) begin
            r_reg[0] <= datain i;
            r_reg[N-1:1]
                           <= r_reg[N-2:0];
        end else begin
            r_reg
                           <= r_reg;
        end
    end
end
assign dataout o = r reg[N-1];
endmodule
```



SONLU DURUM MAKINELERI









SONLU DURUM MAKINELERI (MOORE)





Çıkış Sinyali : Y


Durumlar : S0, S1, S2







SONLU DURUM MAKİNELERİ (MOORE)



```
module fsm_moore
(
input clk,
input rstn,
input x_i,
output reg y_o
);

reg [1:0] state;

localparam S0 = 2'b00;
localparam S1 = 2'b01;
localparam S2 = 2'b10;
```

```
always @(posedge clk) begin
    if (!rstn) begin
                <= 50;
        state
                <= 0;
        y_o
    end else begin
        case (state)
            S0 : begin
                y_o <= 0;
                if (!x_i) begin
                    state <= S2;
                end else begin
                    state <= S1;
            end
            S1 : begin
                y_o <= 0;
                if (!x_i) begin
                    state <= S0;
                end else begin
                    state <= S2;
            end
            S2: begin
                y_o <= 1;
                if (!x_i) begin
                    state <= S0;
                end else begin
                    state <= S2;
            end
            default: begin
            end
        endcase
    end
end
```




Giriş Sinyali

Çıkış Sinyali

Durumlar




SONLU DURUM MAKINELERI (MEALY)



```
always @(posedge clk) begin
    if (!rstn) begin
        state
                <= S0;
        y_o
                <= 0;
        case (state)
            S0: begin
                if (!x i) begin
                             <= 1;
                    у о
                    state
                            <= S2;
                end else begin
                             <= 1;
                    y_o
                    state
                            <= S1;
            end
            S1 : begin
                if (!x_i) begin
                    state
                            <= S0;
                    у о
                             <= 0;
                    state
                            <= S2;
                             <= 1;
                    y_o
                end
            end
            S2: begin
                if (!x_i) begin
                    state
                            <= S0;
                             <= 0;
                    y_o
                end else begin
                    state
                           <= S2;
                    y_o
                             <= 1;
            end
            default: begin
            end
        endcase
```


MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS 11: SEQUENTIAL CIRCUITS - FLIP FLOP - RESET TIPLERI




MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS 13: FINITE STATE MACHINE DEVRE ANALİZİ - SAYAÇLAR (COUNTERS) VERILOG




MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS 12: FINITE STATE MACHINES- SYNCHRONIZATION - VERILOG PARAMETER KEYWORD




MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS14: FINITE STATE MACHINE DEVRE TASARIMI – VERILOG



STATIC TIMING ANALYSIS





FF1: Kaynak (Source) Flip-Flop

FF2: Hedef (Destination) Flip-Flop

Combinational Delay: Sinyalin birleşik (combinational) devre elemanlarında ilerlerken meydana gelen gecikme


Wire Delay (Routing Delay): Sinyalin bağlantı kablosu, yolu üzerinde ilerlerken meydana gelen gecikme





Setup Time (Tsetup): Flip-Flop çıkış sinyalinin tutarlı olması için, Flip-Flop giriş sinyalinin (D1) saat sinyalinin yükselen kenarından <u>önce</u> beklemesi gereken süre.

Hold Time (Thold): Flip-Flop çıkış sinyalinin tutarlı olması için, Flip-Flop giriş sinyalinin (D1) saat sinyalinin yükselen kenarından <u>sonra</u> beklemesi gereken süre.



STATIC TIMING ANALYSIS

SETUP TIME ANALİZİ - MAX FREKANS FORMÜLÜ

```
Tperiod – Tsetup > Tcq + Tcomb

Tperiod > Tcq + Tcomb + Tsetup

Period (min) = Tcq + Tcomb + Tsetup

Prequency (max) = 1 / (Tcq + Tcomb + Tsetup)
```

Slack = Tperiod - (Tcq + Tcomb + Tsetup)



Negative Slack

HOLD TIME ANALIZI

```
Tcq + Tcomb > Thold
if (Tcomb == 0) "Back to back 2 FF durumu"
Tcq > Thold
```









MANTIKSAL DEVRE TASARIMI (LOGIC DESIGN)

DERS 17: DURAĞAN ZAMAN ANALİZİ – STATIC TIMING ANALYSIS – SETUP & HOLD TIME

