Tahmini Ders İçeriği (Tentative Couse Schedule – Syllabus)



- 1. Hafta: Sayı sistemleri, onluk/ikilik taban sayı gösterimleri, mantıksal kapılar, computer system overview, başarım (performance)
- 2. Hafta: 2'lik tabanda işaretli sayılar, mikroişlemci tarihi, benchmarking, başarım,
- 3. Hafta: Başarım, Amdahl yasası, RISC-V development Environment, Verilog HDL ile Birleşik (Combinational) devreler
- **4. Hafta:**, Verilog HDL ile sıralı (sequential) mantıksal devre ve sonlu durum makinası tasarımı, timing analysis
- 5. Hafta: Aritmetik devre tasarımları: Toplama, çıkarma, çarpma, bölme, trigonometri, square-root, hyperbolic, exponential, logarithm
- **6. Hafta:** Fixed ve Floating-Point sayı gösterimleri
- 7. Hafta: RISC-V buyruk kümesi mimarisi (ISA) ve buyrukların tanıtımı
- 8. Hafta: RISC-V buyruk kümesi mimarisi (ISA) ve buyrukların tanıtımı

20 Mart - 27 Haziran 2023	II.Yarıyıl (Bahar Yarıyılı)
3 - 30 Temmuz 2023	II.Yarıyıl (Bahar Yarıyılı) Final/Bütünleme Sınavları

- **9. Hafta:** Tek-çevrim işlemci tasarımı (single-cycle CPU)
- 10. Hafta: Çok-çevrim işlemci tasarımı (multi-cycle CPU)
- 11. Hafta: Boruhatlı işlemci tasarımı (pipelined CPU)
- 12. Hafta: Bellek sistemi ve hiyerarşisi
- **13. Hafta:** İleri mimari konuları: Branch prediction, superscalar cpu, out-of-order execution, multi-core systems
- 14. Hafta: Gömülü sistemler, mikrodenetleyiciler, SoCs






TOPLAMA ve ÇIKARMA




- $= 00000000 00000000000000000001101_{two} = 13_{ten}$
 - $00000000 \ 00000000 \ 00000000000000111_{two} = 7_{ten}$
- 00000000 00000000 00000000 00000110_{two} = 6_{ten}
- $= 00000000 0000000000000000000000001_{two} = 1_{ten}$



RIPPLE-CARRY ADDER





```
module ripple_carry_adder
\#(parameter N = 4)
input [N-1:0] a i,
input [N-1:0] b_i,
input cin i,
output [N-1:0] s_o,
output cout o
wire [N:0] carry;
genvar i;
generate
for (i=0; i<N; i=i+1) begin
    full_adder_inst
        .a_i(a_i[i]),
        .b_i(b_i[i]),
        .cin_i(carry[i]),
        .s_o(s_o[i]),
        .cout_o(carry[i+1])
   );
endgenerate
assign carry[0] = cin_i;
assign cout o = carry[N];
endmodule
```






ADDER/SUBTRACTOR CIRCUIT



2'ye tümleyen alma:

Sayının 1'e tümleyenini al (tüm bitleri tersle, 0'sa 1, 1'se 0 yap) 1 ekle

4 bit adder-subtractor:



```
module add sub
\#(parameter N = 32)
input [N-1:0] a i,
input [N-1:0] b i,
                        // add if 0, sub if 1
input op i,
output [N-1:0] s o,
output cout o
);
wire [N:0] carry;
wire [N-1:0] b reg;
genvar i;
generate
for (i=0; i<N; i=i+1) begin
    assign b_reg[i] = b_i[i] ^ op_i;
    full adder full adder inst
        .a_i(a_i[i]),
        .b_i(b_reg[i]),
        .cin_i(carry[i]),
        .s o(s o[i]),
        .cout_o(carry[i+1])
end
endgenerate
assign carry[0] = op i;
assign cout o = carry[N];
endmodule
```

\boldsymbol{A}	B	C_i	C_o	Type of Carry
0	0	0	0	None
0	0	1	0	None
0	1	0	0	None
0	1	1	1	Propagate
1	0	0	0	None
1	0	1	1	Propagate
1	1	0	1	Generate
1	1	1	1	Generate/Propagate


CARRY-LOOKAHEAD ADDER



Cin değerinden bağımsız olarak 2 adet sinyal tanımla:

- 1) Propagate (yaymak, çoğaltmak, propaganda): A veya B'den herhangi biri, ya da ikisi de '1' ise, gelecek olan Cin değerini Cout'a propagate ediyor, yani Cin '1' ise Cout da '1' oluyor
- 2) Generate (oluşturmak): A ve B '1' ise, Cin değerinden bağımsız olarak Cout '1' olur, Cout oluşturulmuş olunur.

Soru: Ripple-Carry toplayıcıda her bir basamaktaki S ve Cout çıkış sinyalleri bir önceki aşamanın Cout çıkış sinyaline bağlıydı. Carry-Lookahead'de, her bir aşamayı bir önceki aşamadan bağımsız hale getirebilir miyiz?



$$G_i = A_i \otimes B_i$$
 Nasıl eşit olur? Çünkü C_{i+1} hesabında G_i parametresi 1 olur $P_i = A_i \wedge B_i = A_i \mid B_i$ $S_i = P_i \wedge C_i = (A_i \wedge B_i) \wedge C_i$ $C_{i+1} = G_i + P_i C_i$

CARRY-LOOKAHEAD ADDER



Cin değerinden bağımsız olarak 2 adet sinyal tanımla:

- 1) Propagate (yaymak, çoğaltmak, propaganda): A veya B'den herhangi biri, ya da ikisi de '1' ise, gelecek olan Cin değerini Cout'a propagate ediyor, yani Cin '1' ise Cout da '1' oluyor
- 2) Generate (oluşturmak): A ve B '1' ise, Cin değerinden bağımsız olarak Cout '1' olur, Cout oluşturulmuş olunur.

Soru: Ripple-Carry toplayıcıda her bir basamaktaki S ve Cout çıkış sinyalleri bir önceki aşamanın Cout çıkış sinyaline bağlıydı. Carry-Lookahead'de, her bir aşamayı bir önceki alamadan bağımsız hale getirebilir miyiz?

$$\begin{split} G_i &= A_i \otimes B_i \\ P_i &= A_i \wedge B_i = A_i \mid B_i \\ S_i &= P_i \wedge C_i = (A_i \wedge B_i) \wedge C_i \\ C_{i+1} &= G_i + P_i C_i \\ C_1 &= G_0 + P_0 \cdot C_0 \qquad C_1 = G_0 + P_0 \cdot C_0 \\ C_2 &= G_1 + P_1 \cdot C_1 \qquad C_2 = G_1 + G_0 \cdot P_1 + C_0 \cdot P_0 \cdot P_1 \\ C_3 &= G_2 + P_2 \cdot C_2 \qquad C_3 = G_2 + G_1 \cdot P_2 + G_0 \cdot P_1 \cdot P_2 + C_0 \cdot P_0 \cdot P_1 \cdot P_2 \\ C_4 &= G_3 + P_3 \cdot C_3 \qquad C_4 = G_3 + G_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_0 \cdot P_1 \cdot P_2 \cdot P_3 + C_0 \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3 \end{split}$$

$G_i = A_i \otimes B_i$

CARRY-LOOKAHEAD ADDER



$$P_i = A_i \wedge B_i = A_i \mid B_i$$

$$S_i = P_i \wedge C_i = (A_i \wedge B_i) \wedge C_i$$

$$C_{i+1} = G_i + P_i C_i$$

$$C_1 = G_0 + P_0 \cdot C_0$$
 $C_1 = G_0 + P_0 \cdot C_0$


$$C_2 = G_1 + P_1 \cdot C_1$$
 $C_2 = G_1 + G_0 \cdot P_1 + C_0 \cdot P_0 \cdot P_1$

$$C_3 = G_2 + P_2 \cdot C_2$$
 $C_3 = G_2 + G_1 \cdot P_2 + G_0 \cdot P_1 \cdot P_2 + C_0 \cdot P_0 \cdot P_1 \cdot P_2$

$$C_4 = G_3 + P_3 \cdot C_3$$
 $C_4 = G_3 + G_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_0 \cdot P_1 \cdot P_2 \cdot P_3 + C_0 \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3$

$$PG = P_0 \cdot P_1 \cdot P_2 \cdot P_3 \ GG = G_3 + G_2 \cdot P_3 + G_1 \cdot P_3 \cdot P_2 + G_0 \cdot P_3 \cdot P_2 \cdot P_1$$


$$CG = GG + PG \cdot C_{in}$$





PG: Propagate group

GG: Generate group


CG: Carry group → Same as C4











CARRY-LOOKAHEAD ADDER





```
G_{i} = A_{i} \otimes B_{i}
P_{i} = A_{i} \wedge B_{i} = A_{i} \mid B_{i}
S_{i} = P_{i} \wedge C_{i} = (A_{i} \wedge B_{i}) \wedge C_{i}
C_{i+1} = G_{i} + P_{i}C_{i}
```


```
PG = P_0 \cdot P_1 \cdot P_2 \cdot P_3

GG = G_3 + G_2 \cdot P_3 + G_1 \cdot P_3 \cdot P_2 + G_0 \cdot P_3 \cdot P_2 \cdot P_1

PG = P_1 \otimes P_0

GG = G_1 \mid G_0 \otimes P_1

Cout = G_0 \mid P_0 \otimes Cin
```



```
module cla1
input a i,
input b i,
input cin i,
output p o,
output g o,
output s o
);
assign p o = a i ^ b i;
assign g o = a i & b i;
assign s o = a i ^ b i ^ cin i;
endmodule
```

```
module prop_gen
(
input cin_i,
input [1:0] p_i,
input [1:0] g_i,
output cout_o,
output p_o,
output g_o
);
assign cout_o = g_i[0] | p_i[0] & cin_i;
assign p_o = &p_i;
assign g_o = g_i[1] | g_i[0] & p_i[1];
endmodule
```

CARRY-LOOKAHEAD ADDER



```
A[1]
                    B[0]
                          A[0]
                                 Cin
  CLA1
                      CLA1
                         P0 G0
     P1 G1
S[1]
                  S[0]
       Prop & Gen
                         P G
      nodule cla2
     input [1:0] a i,
     input [1:0] b i,
     input cin i,
     output p o,
     output g o,
     output [1:0] s o
     wire [1:0] p,g;
```

wire cout;

.a_i

.b i

.p_o .g_o

.s_o

.cin i

(a_i[0]),

 $(b_i[0]),$

(cin_i), (p[0]),

(g[0]),


 $(s_0[0])$

```
cla1 cla1 2
        (a_i[1]),
.a i
.b i
        (b_i[1]),
.cin i
        (cout),
        (p[1]),
.p_o
        (g[1]),
.g_o
        (s o[1])
.s o
);
prop_gen pg
.cin i
        (cin i),
.p_i
        (p),
.g_i
        (g),
.cout o (cout),
        (p_0)
.p_o
        (g_o)
.g_o
);
endmodule
```

```
module cla32
input [31:0] a i,
input [31:0] b i,
input cin i,
output cout o,
output [31:0] s o
wire [1:0] p,g;
wire cout;
assign cout o = g[1] \mid p[1] \& cout;
cla16 cla16 1
        (a i[15:0]),
.a i
.b i
        (b_i[15:0]),
.cin i
        (cin i),
        (p[0]),
.p_o
        (g[0]),
.g o
        (s o[15:0])
.s o
```

```
cla16 cla16 2
        (a_i[31:16]),
.a i
.b i
        (b_i[31:16]),
        (cout),
.cin i
        (p[1]),
.p_o
        (g[1]),
.g_o
        (s_o[31:16])
.S_0
prop_gen pg
.cin i
        (cin i),
.p_i
        (p),
.g_i
        (g),
.cout o (cout),
        (),
.p_o
.g_o
);
endmodule
```





```
module tb_ripple_carry_adder;
reg [31:0] a_i;
reg [31:0] b_i;
reg cin i;
wire cout_o;
wire [31:0] s_o;
ripple_carry_adder
#(.N(32))
DUT
        (a_i ),
.a_i
.b_i
        (b_i
        (cin_i),
.cin_i
.cout_o (cout_o),
        (s_o )
.s_o
);
```

```
module tb cla32;
reg [31:0] a i;
reg [31:0] b_i;
reg cin_i;
wire cout_o;
wire [31:0] s_o;
cla32 DUT
.a_i
        (a_i ),
.b i
        (b_i
.cin i
       (cin_i ),
.cout_o (cout_o),
        (s_0)
.s_o
);
```

```
initial begin
a i = 156;
b i = 233;
cin i = 0;
#10;
a i = -33;
b i = 233;
cin i = 0;
#10;
a i = -33;
b i = 233;
cin i = 1;
#10;
$finish;
end
endmodule
```






Verilog Headers

```
`ifndef DEFINES_SV
`define DEFINES_SV

`define USE_CARRY_LOOK_AHEAD

`endif
```

4 bit adder-subtractor:



```
module add sub
\#(parameter N = 32)
input [N-1:0] a_i,
input [N-1:0] b i,
input op i,
                        // add if 0, sub if 1
output [N-1:0] s_o,
output cout o
);
wire [N:0] carry;
wire [N-1:0] b_reg;
genvar i;
generate
for (i=0; i<N; i=i+1) begin
    assign b_reg[i] = b_i[i] ^ op_i;
    full adder full adder inst
        .a_i(a_i[i]),
        .b_i(b_reg[i]),
        .cin_i(carry[i]),
        .s o(s o[i]),
        .cout_o(carry[i+1])
    );
endgenerate
assign carry[0] = op_i;
assign cout o = carry[N];
endmodule
```





Verilog IFDEF/IFNDEF Compiler Directives



```
include "defines.vh"
module add sub
\#(parameter N = 32)
input [N-1:0] a i,
input [N-1:0] b i,
                       // add if 0, sub if 1
input op i,
output [N-1:0] s o,
output cout o
);
wire [N-1:0] b reg;
genvar i;
generate
    for (i=0; i< N; i=i+1) begin
        assign b reg[i] = b i[i] ^ op i;
endgenerate
```

```
`ifndef USE CARRY LOOK AHEAD
wire [N:0] carry;
generate
for (i=0; i<N; i=i+1) begin
   full adder full adder inst
        .a i(a i[i]),
        .b i(b reg[i]),
        .cin i(carry[i]),
        .s_o(s_o[i]),
        .cout o(carry[i+1])
    );
end
endgenerate
assign carry[0] = op i;
assign cout o = carry[N];
else
```







Farklı Toplayıcı Algoritmaları



- * Brent-Kung Adder
- * Kogge-Stone Adder
- * Ling Adder
- * Carry-skip Adder



Çarpma (Multiplication)



31		25	24	20	19	15	14	12	11		7	6	0		R	KV32M
	0000001		rs2	,	rs1		00	00		rd		0110011		R mul		
	0000001		rs2	,	rs1		00)1		rd		0110011		R mulh	<u>mu1</u> tiply	
	0000001		rs2	,	rs1		01	0		rd		0110011		R mulhsu		[-
	0000001		rs2	,	rs1		01	1		rd		0110011		R mulhu	multiply high	Ų u nsigned
	0000001		rs2	,	rs1		10	00		rd		0110011		R div		s igned u nsigned
	0000001		rs2	,	rs1		10)1		rd		0110011		R divu		
	0000001		rs2	,	rs1		11	0		rd		0110011		R rem	∫ <u>div</u> ide } <	$\left\{\begin{array}{l} - \\ \mathbf{u} $ nsigned $\left. \left\{ \begin{array}{l} - \\ \end{array} \right. \right\}$
	0000001		rs2	,	rs1		11	1		rd		0110011		R remu	rem ainder∫	
					•									•		

Çarpma: 32-bit x 32-bit = 64-bit

Sonuç yazmacına alt 32-bit (mul) ya da üst 32-bit (mulh) yazılabilir

İşaretli 2 sayı (mulh), işaretsiz 2 sayı (mulhu) ya da biri işaretli biri işaretsiz 2 sayı (mulhsu) çarpılıyor olabilir




İşaretsiz Çarpma (Unsigned Multiplication)



Çarpma: 4-bit x 4-bit

İşaretsiz ise sayı1 (0-15) sayı2 (0-15) olabilir ve sonuç en fazla 225 olabilir 8-bit gerekir (ceil(log2(225)) = 8)

```
module multu
\#(parameter N = 32)
input [N-1:0] a i,
input [N-1:0] b i,
output [2*N-1:0] mul o
integer i;
integer j;
reg [2*N-1:0] temp;
reg [2*N-1:0] pp;
always@* begin
    temp = 0;
    for (i=0; i<N; i=i+1) begin
        pp = 0;
        for (j=0; j< N; j=j+1) begin
            pp[j] = a_i[j] \& b_i[i];
        end
        pp = pp \ll i;
        temp = temp + pp;
    end
end
assign mul o = temp;
endmodule
```



```
`include "defines.vh"
module multu
\#(parameter N = 32)
input [N-1:0] a i,
input [N-1:0] b i,
output [2*N-1:0] mul o
`ifndef USE DSP
integer i;
integer j;
reg [2*N-1:0] temp;
reg [2*N-1:0] pp;
always@* begin
    temp = 0;
    for (i=0; i<N; i=i+1) begin
        pp = 0;
        for (j=0; j< N; j=j+1) begin
            pp[j] = a_i[j] & b_i[i];
        end
        pp = pp \ll i;
        temp = temp + pp;
    end
end
assign mul o = temp;
```

İşaretsiz Çarpma (DSP Kaynak Kullanımı)




```
`else
assign mul_o = a_i * b_i;
`endif
endmodule
```


```
`ifndef DEFINES_SV
  `define DEFINES_SV

`define USE_CARRY_LOOK_AHEAD
  `define USE_DSP

`endif
```










İşaretli Çarpma (Signed Multiplication)







Farklı Çarpıcı Algoritmaları



- * Wallace Tree Multiplier
- * Dadda Multiplier
- * Booth's Multiplication Algorithm



Bölme (Division)



31	25	24	20	19	15	14	12	11		7	6	0		R	XV32M	
000000	1	1	rs2	rs1		00	00		rd		0110011		R mul	.		
000000	1	1	rs2	rs1		00)1		rd		0110011		R mulh	<u>mu1</u> tiply		
000000	1	1	rs2	rs1		01	.0		rd		0110011		R mulhsu		(-	
000000	1	1	rs2	rs1		01	1		rd		0110011		R mulhu	multiply high	√ u nsigned	Y
000000	1	1	rs2	rs1		10	00		rd		0110011		R div		s igned u nsigned	
000000	1	1	rs2	rs1		10)1		rd		0110011		R divu			
000000	1	1	rs2	rs1		11	.0		rd		0110011		R rem	{ <u>div</u> ide } }	$\left\langle \begin{array}{c} - \\ \mathbf{u} \\ \mathbf{n} \end{array} \right\rangle$	
000000	1	1	rs2	rs1		11	1		rd		0110011		R remu	rem ainder∫		
				•									-			

- * Goldschmidt
- * Newton-Raphson
- * Restoring, non-restoring



Karekök (Square Root)



- * Goldschmidt
- * Newton-Raphson
- * Restoring, non-restoring



CORDIC (Coordinate Rotation Digital Computer)



- * Trigonometric functions (sine, cosine, tangent, ...)
- * Hyperbolic functions (sinh, cosh, tanh, ...)
- * Square-roots
- * Exponentials
- * Logarithms



CORDIC (Coordinate Rotation Digital Computer)



Details

Name: CORDIC

Version: 6.0 (Rev. 17)

Interfaces: AXI4-Stream

Description: The Xilinx CORDIC LogiCORE is a module for generation of the generalized coordinate rotational digital computer (CORDIC) algorithm which iteratively solves trigonometric, hyperbolic and square root equations. The

core is fully synchronous using a single clock and has AXI4 Stream compliant interfaces. Options include parameterizable data width. The core supports either serial architecture for minimal area implementations, or

parallel architecture for speed optimization. The core is delivered through the Xilinx Vivado IP Catalog and integrates seamlessly with the Xilinx design flow.

Status: Production License: Included

Change Log: View Change Log

Vendor: Xilinx, Inc.

VLNV: xilinx.com:ip:cordic:6.0

Repository: D:/Xilinx/Vivado/2021.1/data/ip

Customize IP
 Customize IP
 Customize IP

CORDIC (6.0)



1 Documentation IP Location C Switch to Defaults

