



UDD33



Parallel Port Test Point



Digilab IIE, FPGA Development Base Board
Copyright 2001, Digilent Inc.


TITLE: DlabD2E

Document Number: PB-500-008

REV: B

Date: 1/30/2002 03:07:22p

Sheet: 1/5



VCCO	13	UD0133
VCCO	26	
VCCO	33	
VCCO	40	
VCCO	47	
VCCO	54	
VCCO	61	
VCCO	68	
VCCO	75	
VCCO	82	
VCCO	91	
VCCO	105	
VCCO	113	
VCCO	120	
VCCO	128	
VCCO	136	
VCCO	143	
VCCO	156	
VCCO	171	
VCCO	184	
VCCO	195	
VCCINT	14	UD0118
VCCINT	28	
VCCINT	32	
VCCINT	47	
VCCINT	54	
VCCINT	68	
VCCINT	76	
VCCINT	90	
VCCINT	119	
VCCINT	128	
VCCINT	142	
VCCINT	172	
VCCINT	186	
VCCINT	195	
GND	1	
GND	12	
GND	19	
GND	26	
GND	33	
GND	40	
GND	47	
GND	54	
GND	61	
GND	68	
GND	75	
GND	82	
GND	91	
GND	105	
GND	113	
GND	120	
GND	128	
GND	136	
GND	143	
GND	156	
GND	171	
GND	184	
GND	195	
TMS	2	TMS
TDI	169	TDI
TDO	157	TDO
TCK	207	TCK
GCK0	80	CLK1
GCK1	77	BTM1
GCK2	162	B12
GCK3	195	B11
M0	52	MODE0
M1	50	MODE1
M2	54	MODE2
/PROGRAM	125	DD08
DONE	124	DONE
CCLK	155	CCLK
IO/INIT	127	INIT
IO/DOUT	154	C20
IO/DIN/D0	153	DTN
IO/D1	145	C28
IO/D2	141	C29
IO/D3	135	C34
IO/D4	126	C40
IO/D5	124	D2
IO/D6	116	D10
IO/D7	109	D18
IO/CS	159	C19
IO/WRIT	161	C18

Special Function

XC2S200E-PQ208

IC1

Power

GND

I0001	3	PUT
I0002	4	BINT
I0003	5	PD2
I0004	6	PD6
I0005	7	PD5
I0006	8	PD14
I0007	9	PD3
I0008	0	PD2
I0009	11	PD1
I0010	15	PD0
I0011	16	A40
I0012	17	A39
I0013	18	A38
I0014	20	A37
I0015	21	A36
I0016	22	A35
I0017	23	A34
I0018	24	A33
I0019	27	A32
I0020	28	A31
I0021	29	A30
I0022	31	A29
I0023	33	A28
I0024	34	A27
I0025	35	A26
I0026	36	A25
I0027	40	A24
I0028	41	A23
I0029	42	A22
I0030	43	A21
I0031	44	A20
I0032	45	A19
I0033	46	A18
I0034	47	A17
I0035	48	A16
I0036	49	A15
I0037	50	A14
I0038	55	A13
I0039	57	A12
I0040	58	A11
I0041	59	A10
I0042	60	A9
I0043	61	A8
I0044	62	A7
I0045	63	A6
I0046	64	A5
I0047	65	A4
I0048	66	LED1

General I/O

I0049	70	D39
I0050	71	D40
I0051	73	D32
I0052	74	D38
I0053	75	D35
I0054	81	D36
I0055	82	D33
I0056	83	D34
I0057	84	D31
I0058	85	D32
I0059	87	D29
I0060	88	D30
I0061	90	D27
I0062	93	D28
I0063	94	D25
I0064	95	D26
I0065	96	D23
I0066	97	D24
I0067	98	D21
I0068	99	D22
I0069	100	D19
I0070	101	D20
I0071	102	D17
I0072	103	D15
I0073	110	D16
I0074	111	D13
I0075	112	D14
I0076	113	D11
I0077	114	D12
I0078	115	D9
I0079	121	D8
I0080	122	D5
I0081	123	D6
I0082	125	D4
I0083	127	C39
I0084	129	C38
I0085	132	C37
I0086	133	C36
I0087	134	C35
I0088	136	C34
I0089	138	C32
I0090	139	C31
I0091	140	C30
I0092	141	C22
I0093	147	C26
I0094	148	C25
I0095	149	C24
I0096	150	C23

General I/O

I0097	151	C22
I0098	152	C21
I0099	152	C12
I0100	153	C16
I0101	154	C15
I0102	155	C14
I0103	156	C13
I0104	157	C12
I0105	158	C11
I0106	159	C10
I0107	173	C9
I0108	174	C8
I0109	175	C7
I0110	176	C6
I0111	178	C5
I0112	179	C4
I0113	180	B14
I0114	181	B13
I0115	182	B10
I0116	188	B9
I0117	189	B8
I0118	191	B7
I0119	192	B6
I0120	193	B5
I0121	194	B4
I0122	198	RS232 RTS IN
I0123	199	RS232 CTS OUT
I0124	200	RS232 DSR OUT
I0125	201	RS232 TX DATA
I0126	202	RS232 RX DATA
I0127	203	DDS
I0128	204	DDS
I0129	205	DDS
I0130	206	PLIF

General I/O

Digilab IIE, FPGA Development Base Board
Copyright 2001, Digilent Inc.









TITLE: DlabD2E

Document Number: PB-500-008

REV: B

Date: 1/30/2002 03:07:22p

Sheet: 2/5



Digitab IIE, FPGA Development Base Board
Copyright 2001, Digilent Inc.






TITLE: DlabD2E

Document Number: PB-500-008

REV: B

Date: 1/30/2002 03:07:22p

Sheet: 3/5



Digilab IIE, FPGA Development Base Board
Copyright 2001, Digilent Inc.


TITLE: DlabD2E

Document Number: PB-500-008

**REV:
B**

Date: 1/30/2002 03:07:22p

Sheet: 4/5



Digilab IIE, FPGA Development Base Board
Copyright 2001, Digilent Inc.

TITLE: DlabD2E

Document Number: PB-500-008

REV: B

Date: 1/30/2002 03:07:22p

Sheet: 5/5