# **SYSTEM/360 MACHINE INSTRUCTIONS**

## STANDARD INSTRUCTION SET

NAME	MNEMONIC	TYPE	CODE	OPERANDS (Assembler Format)	NAME	MNEMONIC	TYPE	CODE	OPERANDS (Assembler Format)
* Add	AR	RR	1A	R1. R2	* Subtract Halfword	SH	RX	4B	R1, D2 (X2, B2)
* Add	A	RX	5A	R1, D2 (X2, B2)	* Subtract Logical	SLR	RR	1F	R1, R2
* Add Halfword	AH	RX	4A	R1, D2 (X2, B2)	* Subtract Logical	SL	RX	5 <b>F</b>	R1, D2 (X2, B2)
* Add Logical	ALR	RR	1E	R1, R2	Supervisor Call	SVC	RR	0A	I
* Add Logical	AL	$\mathbf{R}\mathbf{X}$	5E	R1, D2 (X2, B2)	* Test and Set	TS	SI	93	D1 (B1)
* AND	NR	RR	14	R1, R2	* Test Channel	TCH	SI	9 <b>F</b>	D1 (B1)
* AND	N	RX	54	R1, D2 (X2, B2)	* Test I/O	TIO	SI	9D	D1 (B1)
* AND	NI	SI	94	D1 (B1), I2	* Test Under Mask	TM	SI	91	D1 (B1), I2
* AND	NC	SS	D4	D1 (L, B1), D2 (B2)	Translate	TR	SS	DC	D1 (L, B1), D2 (B2)
Branch and Link	BALR	RR	05	R1, R2	* Translate and Test	TRT	SS	DD	D1 (L, B1), D2 (B2)
Branch and Link	BAL	RX	45	R1, D2 (X2, B2)	Unpack	UNPK	SS	F3	D1 (L1, B1), D2 (L2, B2)
Branch on Condition	BCR	RR	07	M1, R2					
Branch on Condition	BC	RX	47	M1, D2 (X2, B2)	DECIMAL FEATU	RE INSTRUCT	IONS		
Branch on Count	BCTR	RR	06	R1, R2				<b>.</b>	D. (7.4 DA) D. (7.4 DA)
Branch on Count	BCT	RX	46	R1, D2 (X2, B2)	* Add Decimal	AP	SS	FA	D1 (L1, B1), D2 (L2, B2)
Branch on Index High	BXH	RS	86	R1, R3, D2 (B2)	* Compare Decimal Divide Decimal	CP DD	SS SS	F9 FD	D1 (L1, B1), D2 (L2, B2)
Branch on Index	DATE D	D.C.		D4 D4 D4 D4		DP ED	SS	DE	D1 (L1, B1), D2 (L2, B2)
Low or Equal	BXLE	RS	87	R1, R3, D2 (B2)	* Edit	EDMK.	SS	DE DF	D1 (L, B1), D2 (B2)
* Compare	CR	RR	19	R1, R2	* Edit and Mark	MP	SS	FC	D1 (L, B1), D2 (B2)
* Compare	C	RX	59	R1, D2 (X2, B2)	Multiply Decimal	SP	SS	FB	D1 (L1, B1), D2 (L2, B2)
* Compare Halfword	CH	RX	49	R1, D2 (X2, B2)	* Subtract Decimal		SS	F8	D1 (L1, B1), D2 (L2, B2)
* Compare Logical	CLR	RR	15	R1, R2	* Zero and Add	ZAP	دد	LO	D1 (L1, B1), D2 (L2, B2)
* Compare Logical	CL	RX	55 D5	R1, D2 (X2, B2)	DIRECT CONTRO	I FEATURE !	USTRI IC	TIONS	
* Compare Logical	CLC	SS	D5	D1 (L, B1), D2 (B2)	DINECT CONTRO	E FEMIUNE II	49 I NUC	110113	
* Compare Logical	CLI CVB	SI	95 4F	D1 (B1), I2 R1, D2 (X2, B2)	Read Direct	RDD	SI	85	D1 (B1), I2
Convert to Binary	CAD	RX	4F 4E		Write Direct	WRD	SI	84	D1 (B1), 12 D1 (B1), 12
Convert to Decimal Diagnose	CAD	RX SI		R1, D2 (X2, B2)	white bliect	WKD	31	04	D1 (B1), 12
	DR		83 1D	D1 D2	PROTECTION FEA	TURE INSTRI	ICTIONS	:	
Divide Divide	DR D	RR RX	1D 5D	R1, R2	THOTECTION TEA	TONE MOTE	JO I IOIVO	,	
* Exclusive OR	XR	RR	3D 17	R1, D2 (X2, B2)	Insert Storage Key	ISK	RR	09	R1, R2
* Exclusive OR	X	RX	57	R1, R2 R1, D2 (X2, B2)	Set Storage Key	SSK	RR	08	R1, R2
* Exclusive OR	XI	SI	97	D1 (B1), I2	Set Storage Rey	331	K.K.	08	K1, K2
* Exclusive OR	XC	SS	D7	D1 (B1), 12 D1 (L, B1), D2 (B2)					
Execute	EX	RX	44	R1, D2 (X2, B2)	Floating-	point feature in	structions	s are liste	d in Chapter 9.
* Halt I/O	ню	SI	9E	D1 (B1)				<del></del>	•
Insert Character	IC	RX	43	R1, D2 (X2, B2)	MACHINE FORMA				
Load	LR	RR	18	R1, R2	WACHINE FORWA	<b>1</b> 1			
Load	L	RX	58	R1, D2 (X2, B2)					
Load Address	LA	RX	41	R1, D2 (X2, B2)	First Half	word   S	Second Hal	fword	Third Halfword
* Load and Test	LTR	RR	12	R1, R2	Byte 1	Byte 2			1
* Load Complement	LCR	RR	13	R1, R2	Byte I	byte 2			L
Load Halfword	LH	RX	48	R1, D2 (X2, B2)		1			1
Load Multiple	LM	RS	98	R1, R3, D2 (B2)	Regist	er Register			i i
* Load Negative	LNR	RR	11	R1, R2		nd 1 Operand 2			1
* Load Positive	LPR	RR	10	R1, R2	l Spera	^^_			i
† Load PSW	LPSW	SI	82	D1 (B1)					
Move	MVI	SI	92	D1 (B1), I2	RR Op Code	R <sub>1</sub> R <sub>2</sub>			i
Move	MVC	SS	D2	D1 (L, B1), D2 (B2)	0 78	11 12 15			i !
Move Numerics	MVN	SS	D1	D1 (L, B1), D2 (B2)		1			1
Move with Offset	MVO	SS	F1	D1 (L1, B1), D2 (L2, B2)	Regis		Address of		!
Move Zones	MVZ	SS	D3	D1 (L, B1), D2 (B2)	Opera	and 1	Operand	2	;
Multiply	MR	RR	1C	R1, R2	<del></del>	^ <u> </u>	<del></del>		ì
Multiply	M	RX	5C	R1, D2 (X2, B2)	RX Op Code	R <sub>1</sub>   X <sub>2</sub>   B <sub>2</sub>	D	2	] ;
Multiply Halfword	MH	RX	4C	R1, D2 (X2, B2)					ا ا
* OR	OR	RR	16	R1, R2	0 78	11 12 15 16 19	20	31	· .
* OR	0	RX	56	R1, D2 (X2, B2)	1	mmediate	Address of	of	1 !
* OR	OI	SI	96	D1 (B1), I2		Operand !	Operand		!
* OR	oc	SS	D6	D1 (L, B1), D2 (B2)	<u> </u>	<u> </u>			j
Pack	PACK	SS	F2	D1 (L1, B1), D2 (L2, B2)	SI Op Code	1 <sub>2</sub> B <sub>1</sub>	D		]
† Set Program Mask	SPM	RR	04	R1	SI Op Code	12   01		1	<u>l</u> i
Set System Mask	SSM	SI	80	D1 (B1)	0 78	15 16 19	20	31	!
* Shift Left Double	SLDA	RS	8F	R1, D2 (B2)	Registe	r Register	Address	o.f	
* Shift Left Single	SLA	RS	8B	R1, D2 (B2)		d 1 Operand 3	Operand		į i
Shift Left Double					Operan	^ _^	Operand		1
Logical	SLDL	RS	8D	R1, D2 (B2)	i i	_ Y _ Y _			ì
Shift Left Single					RS Op Code	R <sub>1</sub>   R <sub>3</sub>   B <sub>2</sub>	D	2	J ;
Logical	SLL	RS	89	R1, D2 (B2)	0 78	11 12 15 16 19	20	31	' <sub>1</sub>
* Shift Right Double	SRDA	RS	8E	R1, D2 (B2)	1	1112 1510 17			1
* Shift Right Single	SRA	RS	8A	R1, D2 (B2)		Length :	Address of	of	Address of
Shift Right Double		_			Opera	nd 1:Operand 2	Operand	1	Operand 2
Logical	SRDL	RS	8C	R1, D2 (B2)	<del> </del>	^~ <del>`</del>		<del></del>	<u></u>
Shift Right Single		_	_		Op Code	L1   L2   B1	0	)1	B <sub>2</sub> D <sub>2</sub>
Logical	SRL	RS	88	R1, D2 (B2)		<u> </u>			<del></del>
* Start I/O	SIO	SI	9C	D1 (B1)	0 78   SS	11 12 15 16 19	20	31	32 35 36 471
Store	ST	RX	50	R1, D2 (X2, B2)	ا ا	;	Address	of	Address of
Store Character	STC	RX	42	R1, D2 (X2, B2)	li li	Length	Operand		Operand 2
Store Halfword	STH	RX	40	R1, D2 (X2, B2)		`	^		<u>i</u>
	STM	RS	90	R1, R3, D2 (B2)	0-0-4-	L B <sub>1</sub>	D		
Store Multiple		_							
Store Multiple  * Subtract  * Subtract	SR S	RR RX	1B 5B	R1, R2 R1, D2 (X2, B2)	Op Code	11 12 15 16 19	<u></u>		B <sub>2</sub> D <sub>2</sub> 35 36 47

<sup>\*</sup> Condition code is set

<sup>†</sup> New condition code is loaded

#### **CONDITION CODE SETTINGS**

Code State	0	1	2	3
Mask Bit Position	8	4	2	1
Fixed-Point Arith	hmetic			
				overflow
Add H/F	zero	< zero	> zero	not zero
Add Logical	zero	not zero	zero	
C H/E (A B)	no carry	no carry	carry	carry
Compare H/F (A:B)	equal	A low	A high	
Load and Test	zero	<zero< td=""><td>&gt; zero</td><td>carry</td></zero<>	> zero	carry
Load Complement	zero	<zero< td=""><td>&gt; zero</td><td>overflow</td></zero<>	> zero	overflow
Load Negative	zero	<zero< td=""><td></td><td></td></zero<>		
Load Positive	zero		> zero	overflow
Shift Left Double	zero	<zero< td=""><td>&gt; zero</td><td>overflow</td></zero<>	> zero	overflow
Shift Left Single	zero	<zero< td=""><td>&gt; zero</td><td>overflow</td></zero<>	> zero	overflow
Shift Right Double	zero	<zero< td=""><td>&gt; zero</td><td></td></zero<>	> zero	
Shift Right Single	zero	<zero< td=""><td>&gt; zero</td><td></td></zero<>	> zero	
Subtract H/F	zero	<zero< td=""><td>&gt; zero</td><td>overflow</td></zero<>	> zero	overflow
Subtract Logical		not zero	zero	not zero
		no carry	carry	carry
Decimal Arithme	etic			
Add Decimal	zero	< zero	> zero	overflow
Compare Decimal (A:B)	equal	A low	A high	
Subtract Decimal	zero	< zero	> zero	overflow
Zero and Add	zero	<zero< td=""><td>&gt; zero</td><td>overflow</td></zero<>	> zero	overflow
Logical Operation	ns			
And	zero	not zero		
Compare Logical (A:B)	equal	A low	A high	
Edit	zero	< zero	> zero	
Edit and Mark	zero	< zero	> zero	
Exclusive Or	zero	not zero		
Or	zero	not zero		
Test Under Mask	zero	mixed		one(s)
Translate and Test	zero	incomplete	complete	

# EXTENDED MNEMONIC CODES FOR THE BRANCH ON CONDITION INSTRUCTION

Assembler Code		Meaning	Machine Instruction Generated					
В	D2(X2,B2)	Branch Unconditional	BC	15,D2(X2,B2)				
BR	R2	Branch Unconditional (RR format)	BCR	15,R2				
NOP	D2(X2,B2)	No Operation	BC	0,D2(X2,B2)				
NOPR	R2	No Operation (RR format)	BCR	0,R2				
	Used after compare instructions (A:B)							
вн	D2(X2,B2)	Branch on High	ВС	2,D2(X2,B2)				
BL	D2(X2,B2)	Branch on Low	BC	4,D2(X2,B2)				
BE	D2(X2,B2)	Branch on Equal	BC	8,D2(X2,B2)				
BNH	D2(X2,B2)	Branch on Not High	BC	13,D2(X2,B2)				
BNL	D2(X2,B2)	Branch on Not Low	BC	11,D2(X2,B2)				
BNE	D2(X2,B2)	Branch on Not Equal	BC	7,D2(X2,B2)				
	Used after arith	ametic instructions						
во	D2(X2,B2)	Branch on Overflow	BC	1,D2(X2,B2)				
BP	D2(X2,B2)	Branch on Plus	BC	2,D2(X2,B2)				
BM	D2(X2,B2)	Branch on Minus	BC	4,D2(X2,B2)				
BZ	D2(X2,B2)	Branch on Zero	BC	8,D2(X2,B2)				
BNP	D2(X2,B2)	Branch on Not Plus	BC	13,D2(X2,B2)				
BNM	D2(X2,B2)	Branch on Not Minus	BC	11,D2(X2,B2)				
BNZ	D2(X2,B2)	Branch on Not Zero	BC	7,D2(X2,B2)				
	Used after Test under Mask instructions							
во	D2(X2,B2)	Branch if Ones	BC	1,D2(X2,B2)				
BM	D2(X2,B2)	Branch if Mixed	BC	4,D2(X2,B2)				
BZ	D2(X2,B2)	Branch if Zeros	BC	8,D2(X2,B2)				
		Branch if Not Ones	BC	14,D2(X2,B2)				

### **EBCDIC CHART**

The 256-position chart at the right, outlined by the heavy black lines, shows the graphic characters and control character representations for the Extended Binary-Coded Decimal Interchange Code (EBCDIC). The bit-position numbers, bit patterns, hexadecimal representations and card hole patterns for these and other possible EBCDIC characters are also shown.

To find the card hole patterns for most characters, partition the chart into four blocks as follows:



Block 1:	Zone punches at top of table; digit
	punches at left

Block 2: Zone punches at bottom of table; digit punches at left

Block 3: Zone punches at top of table; digit punches at right

Block 4: Zone punches at bottom of table; digit punches at right

Fifteen positions, indicated by circled numbers, are exceptions to the above arrangement. The card hole patterns for these positions are given below the chart.

Following are some examples of the use of the EBCDIC chart:

Character	Туре	Bit Pattern	Hex	Hole Pattern		
				Zone Punches	Digit Punches	
PF	Control Character	00 00 0100	04	12 - 9 - 4		
%	Special Graphic	01 10 1100	6C		0-8-4	
R	Upper Case	11 01 1001	D9		111-9	
a	Lower Case	10 00 0001	81	12 - 0:- 1		
	Control Character, function not yet assigned	00 11 0000	30	12 - 11 - 0 -	91-8-1	

Bit Position 01 23 4567