[SoC Design] HW Design for FFT (Lab2)

Chester Sungchung Park (박성정)

SoC Design Lab, Konkuk University

Webpage: http://soclab.konkuk.ac.kr



Outline

- Objectives
- ☐ Hardware architecture for FFT
 - Single-path delay feedback (SDF)
- ☐ Lab 2: H/W Design

Objectives


- ☐ After completing this lab, you will be able to:
 - Create a Vivado RTL project
 - Synthesize the RTL project
 - Implement the RTL project
 - Run Behavioral / Post-Synthesis simulations


Hardware Architecture for FFT

- ☐ Parallel architectures
 - No-brainer implementation
- ☐ Pipeline architectures
 - Single-path Delay Feedback (SDF)

□ Block diagram


- Totally N/2 butterfly processing elements per stage
- Example: 8-pt FFT (N = 8)





■ Performance metrics

- Latency: (N + log₂ N)T_{clk} [sec]
 ✓ Reordering ignored
- Throughput: $1/T_{clk}[samples/sec]$
- Example: 8-pt FFT (N = 8)



- ☐ Complexity metrics: S/W case
 - No. of instruction cycles

for(n=0;n<32;n++) {
 input[(2*n)]=add_cal2(temp[(2*n)],temp[(2*n)+1]);
 input[(2*n)+1]=sub_cal2(temp[(2*n)],temp[(2*n)+1]);
}

for(n=0;n<N;n++) {
 X[n]=input[bit_revesal(n)];
}
for(n=0;n<N;n++) {
 out_re[n] = X[n].real_no;
 out_im[n] = X[n].img_no;
}</pre>

S/W Profiling (Cortex-A9)


Functions	Execution Time		
	usec	%	
Input	3.7	5.2	
Stage #1	9.0	12.6	
Stage #2	10.7	15.0	
Stage #3	10.5	14.7	
Stage #4	10.5	14.7	
Stage #5	10.5	14.6	
Stage #6	5.2	7.3	
Reordering + Output	11.5	16.1	
Total	71.7	100	



- ☐ Complexity metrics: H/W case
 - Area

	BF-PE	Register		
4	4	8		
8	12	24		
16	32	64		
64	192	384		
N	$(N/2) log_2N$	N log ₂ N		

Butterfly Processing Element




1 multipliers & 2 adders

Necessary to reduce No. of BF PEs In order to reduce complexity (area)

☐ Pipeline architecture


- Efficient use of BF-PE
 - √ Time sharing within a stage
 - ✓ Early operation start
- Example: 8-pt FFT (N = 8)






□ Block diagram


- One BF-PE + fewer registers per stage
- Switching btw. BF/TM modes
- Example: 8-pt FFT (N = 8)






□ Block diagram


• Example: 8-pt FFT (N = 8)




[E. H.Wold et al., IEEE T-Computer, 1984]


- ☐ Pipeline operation
 - Clock cycle 0







- ☐ Pipeline operation
 - Clock cycle 1







- ☐ Pipeline operation
 - Clock cycle 2







- ☐ Pipeline operation
 - Clock cycle 3







- ☐ Pipeline operation
 - Clock cycle 4







- ☐ Pipeline operation
 - Clock cycle 5







- ☐ Pipeline operation
 - Clock cycle 6







- ☐ Pipeline operation
 - Clock cycle 7







- ☐ Pipeline operation
 - Clock cycle 8







- ☐ Pipeline operation
 - Clock cycle 9







- ☐ Pipeline operation
 - Clock cycle 10







- ☐ Pipeline operation
 - Clock cycle 11







- ☐ Pipeline operation
 - Clock cycle 12







- ☐ Pipeline operation
 - Clock cycle 13







- ☐ Pipeline operation
 - Clock cycle 14







- ☐ Pipeline operation
 - Clock cycle 15







- ☐ Pipeline operation
 - Clock cycle 16






- ☐ Pipeline operation
 - Clock cycle 17





■ Performance metrics

- Latency: $((N-1) + \log_2 N)T_{clk}$ [sec]
- Throughput: $1/T_{clk}$ [samples/sec]
- Example: 8-pt FFT (N = 8)



H/W utilization rate:

- BF: 50%

Register: 100%


- ☐ Complexity metrics
 - Area: Comparison with parallel architecture

	Parallel		Pipeline		
	BF-PE	Register	BF-PE	Register	
4	4	8	2	5	
8	12	24	3	10	
16	32	64	4	19	
64	192	384	6	69	
N	$(N/2) \log_2 N$	N log ₂ N	log_2N	(N-1) + log_2N	

Complexity reduction by $\sim \frac{2}{N}$!

☐ Complexity metrics


Example: 64-pt Radix-2 SDF (CMOS 180nm)



Courtesy: S.W. Kim and J. H. Wang, Konkuk Univ.



- ☐ Complexity metrics (cont'd)
 - Example: 64-pt Radix-2 SDF (CMOS 180nm)



Courtesy: S.W. Kim and J. H. Wang, Konkuk Univ.



- ☐ Complexity metrics (cont'd)
 - Example: 64-pt Radix-2 SDF (CMOS 180nm)

Area (um^2)						
	Stage1	Stage2	Stage3	Stage4	Stage5	Stage6
Butterfly	3632	3925	4217	42031	4803	5096
Multiplier	33430	34907	35339	25995	4617	-
Shift Reg0	23923	12799	6819	3639	1922	-
Shift Reg1	23923	12799	6845	3639	1922	-
Stage Area	88314	68123	57196	42031	17769	11688
RvReg	392875					
Cnt	592					
Total Area	679000 (Stage1++Stage6+RvReg+Cnt)					

Courtesy: S.W. Kim and J. H. Wang, Konkuk Univ.



Fixed-Point Arithmetic

☐ Full-precision BF-PE

Equal word length assumed for real & imaginary parts


$$\checkmark x_r[p], x_i[p], x_r[q], x_i[q] \sim [1, N_x], W_{Nr}^n, W_{Ni}^n \sim [1, N_W]$$

Neither quantization nor overflow allowed

$$\checkmark X_r[p], X_i[p] \sim [2, \max(N_x, N_W)]$$

$$\checkmark X_r[q], X_i[q] \sim [2, \max(N_x, N_W) + N_W]$$

Butterfly Processing Element



- Word length expansion
 - ✓ One extra integer bit + many extra fractional bits




Fixed-Point Arithmetic

☐ Finite-WL BE-PE


- 1 bit expansion per stage in MSB → No overflow
- No expansion in LSB \rightarrow Quantization $\checkmark X_r[p], X_i[p], X_r[q], X_i[q] \sim [2, \max(N_x, N_W)]$
- Example: 8-pt FFT (B = 8)

$$\checkmark N_x = N_W = B$$



Fixed-Point Arithmetic


- ☐ Quantization error (rounding)
 - Increase by $\sigma_e^2 = \frac{2^{-2B}}{12}$ per (nontrivial constant) multiplication
 - Example: 8-pt FFT (N = 8)



Performance Metrics

Quantization error


- Quantization-error-to-signal ratio: $\frac{\sigma_e^2}{\sigma_s^2} = 4N \times 2^{-2B}$
 - ✓ Proportional to FFT size (N)
 - ✓ Exponential with word length (B): -6 dB/bit





Complexity Metrics

☐ Area (CMOS 180nm)




Courtesy: S.W. Kim and J. H. Wang, Konkuk Univ.



Performance-Complexity Trade-off

- ☐ Area vs. Delay
 - 64-pt Radix-2 SDF (CMOS 180nm)




Courtesy: S.W. Kim and J. H. Wang, Konkuk Univ.



Performance-Complexity Trade-off

- ☐ Quantization error vs. Area (CMOS 180nm)
 - With respect to word length



Courtesy: S.W. Kim and J. H. Wang, Konkuk Univ.



Lab 2: HW Design

- ☐ Creating RTL projects
- ☐ Programming in RTL
- □ Running Behavioral Simulation
- □ Running Synthesis
- ☐ Running Implementation

☐ tb_Top_FFT.v

```
timescale 1ns/1ps
     `define p 2
    module tb_Top_FFT;
    reg nrst,clk;
8 reg [15:0] input_re[191:0];
9 reg [15:0] input im[191:0];
11    reg [15:0] output_re[191:0];
12    reg [15:0] output_im[191:0];
   wire [15:0] inReal,inImag;
   wire [15:0] outReal,outImag;
17
   integer clkcnt;
18
19 reg start;
20
21
    Top_FFT top0(.nrst(nrst),.clk(clk),.start(start),.valid(1'b1),
                 .inReal(inReal),.inImag(inImag),
    .outReal(outReal),.outImag(outImag));
25
27
    #(`p/2) clk = !clk;
29 always@(negedge clk)
      clkcnt = clkcnt +1;
```

```
initial begin
       clk = 0;
       nrst = 0;
       clkcnt=-103;
       start = 0;
       $readmemb("binary_in_real.txt", input_re);
       $readmemb("binary_in_imag.txt", input_im);
39
       \#(100*^p) start = 1'b1;
41
       \#(p/2+1) \text{ nrst} = 1;
42
43
     assign inReal = clkcnt > -2? input re[clkcnt+1] : 0;
     assign inImag = clkcnt > -2? input_im[clkcnt+1] : 0;
46
     always @ (posedge clk) begin
     output_re[clkcnt+1] <= outReal;</pre>
     output_im[clkcnt+1] <= outImag;</pre>
51
52
53
     integer dumpfile, i;
54
     initial begin
55
56
57
       #(292*`p +1) dumpfile = $fopen("binary_out_real.txt","w");
58
       for(\mathbf{i} = 0; \mathbf{i} < 192; \mathbf{i} = \mathbf{i} + 1)begin
59
       $fwrite(dumpfile, "%b\n", output_re[i]);
61
       $fclose(dumpfile);
62
63
         dumpfile = $fopen("binary_out_imag.txt","w");
64
          for(i = 0; i<192;i=i+1)begin
65
         $fwrite(dumpfile, "%b\n", output im[i]);
66
67
         $fclose(dumpfile);
68
69
       $stop;
70
71
72
     endmodule
```

□ Top_FFT.v


```
module Top FFT #(
      parameter in_BW = 16,
       parameter out_BW= 22,
       parameter cut BW= 6
5
       input nrst,clk,start,
       input valid,
       input [in BW-1:0] inReal,inImag,
       output[out_BW-cut_BW-1:0] outReal,outImag
10
11
    wire [5:0] cnt;
13
    wire [in_BW :0] sig1[1:0];
15 wire [in BW+1:0] sig2[1:0];
   wire [in_BW+2:0] sig3[1:0];
17 wire [in_BW+3:0] sig4[1:0];
18 wire [in_BW+4:0] sig5[1:0];
    wire [in BW+5:0] sig6[1:0];
20
21
    wire en_s1,en_s5,en_s6;
    reg en_s2;
    reg [2:0] en_s4;
    reg [1:0] en_s3;
25
    Counter cnt0(nrst,clk,start, valid,cnt);
    Stage #(in BW+1,32) stage1(nrst,clk,en_s1,cnt,inReal,inImag, valid, sig1[0],sig1[1]);
28 Stage #(in_BW+2,16) stage2(nrst,clk,en_s2,cnt,sig1[0],sig1[1], valid, sig2[0],sig2[1]);
29 Stage #(in_BW+3,8 ) stage3(nrst,clk,en_s3[1],cnt,sig2[0],sig2[1], valid, sig3[0],sig3[1]);
30 Stage #(in BW+4,4) stage4(nrst,clk,en s4[2],cnt,sig3[0],sig3[1], valid, sig4[0],sig4[1]);
    Stage #(in_BW+5,2 ) stage5(nrst,clk,en_s5,cnt,sig4[0],sig4[1], valid, sig5[0],sig5[1]);
    Stage6 #(in BW+6,1 ) stage6(nrst,clk,en s6     ,sig5[0],sig5[1], valid, sig6[0],sig6[1]);
33
     assign outReal = sig6[0][in_BW+5 : cut_BW]; //added
    assign outImag = sig6[1][in_BW+5 : cut_BW]; //added
```

☐ Stage.v

```
module Stage(nrst,clk,bf_en,cnt,inReal,inImag,valid,outReal,outImag);
    parameter BW=16;
    parameter N =32;
    input
                    nrst,clk,bf_en;
                                                                                     FF
    input [BW-2:0] inReal,inImag;
    input [5:0]
                    cnt;
    input
                    valid:
                                                  bf en
    output[BW-1:0] outReal.outImag:
11
    reg [BW-2:0] rReal,rImag;
13
   wire [BW-1:0] bf_x[1:0];
14 wire [BW-1:0] bf_y[1:0];
15
                                                                           BF2
16
   wire [BW-1:0] mult_out[1:0];
                                                                                                        Tw Mult
17
                                                 inReal
                                                                                                                     outReal
    wire [BW-1:0] sr_out[1:0];
                                                 inlmag
                                                                                                                     outlmag
19
20
   wire [BW-1:0] mux0[1:0];
21 wire [BW-1:0] mux1[1:0];
22
                                                   cnt
   assign mux0[0] = bf_en? bf_x[0] : sr_out[0];
    assign mux0[1] = bf_en? bf_x[1] : sr_out[1];
    assign mux1[0] = bf_en? bf_y[0] : {rReal[BW-2],rReal};
27
   assign mux1[1] = bf_en? bf_y[1] : {rImag[BW-2],rImag};
28
   Shift_Reg #(BW,N) sr0(nrst,clk,mux1[0],valid,sr_out[0]);
    Shift_Reg #(BW,N) sr1(nrst,clk,mux1[1],valid,sr_out[1]);
32 BF #(BW)bf0({sr_out[0][BW-1],sr_out[0][BW-3:0]},{sr_out[1][BW-1],sr_out[1][BW-3:0]},rReal,rImag,bf_x[0],bf_x[1],bf_y[0],bf_y[1]);
33
34
    MULT #(.BW(BW),.N(N))mult0(mux0[0],mux0[1],cnt[4:0],mult_out[0],mult_out[1]);
35
   assign outReal = bf_en? mux0[0] : mult_out[0];
    assign outImag = bf_en? mux0[1] : mult_out[1];
38
39
40
   always@(posedge clk) begin
41
    if(!nrst) begin
42
        rReal <= 0;
43
        rImag <= 0;
44
45
        else if(valid) begin
46
47
          rReal <= inReal:
48
          rImag <= inImag;
49
50
51
    end
52
    endmodule
```


☐ Stage6.v

```
module Stage6(nrst,clk,bf_en,inReal,inImag,valid,outReal,outImag);
parameter BW=16;
parameter N =1;
               nrst,clk,bf_en;
input [BW-2:0] inReal,inImag;
input
               valid:
output[BW-1:0] outReal,outImag;
     [BW-2:0] rReal,rImag;
wire [BW-1:0] bf_x[1:0];
wire [BW-1:0] bf_y[1:0];
     [BW-1:0] sr_out[1:0];
wire [BW-1:0] mux0[1:0];
wire [BW-1:0] mux1[1:0];
assign mux0[0] = bf_en? bf_x[0] : sr_out[0];
assign mux0[1] = bf_en? bf_x[1] : sr_out[1];
assign mux1[0] = bf_en? bf_y[0] : {rReal[BW-2],rReal};
assign mux1[1] = bf en? bf y[1] : {rImag[BW-2],rImag};
/////// Fill your code here //////////
endmodule
```



☐ BF.v

```
1  module BF (Gr,Gi,Hr,Hi,Xr,Xi,Yr,Yi);
2
3  parameter BW =16;
4
5  input signed [BW-2:0] Gr,Gi,Hr,Hi;
6  output signed [BW-1:0] Xr,Xi,Yr,Yi;
7
8  assign Xr = Gr+Hr;
9  assign Xi = Gi+Hi;
10  assign Yr = Gr-Hr;
11  assign Yi = Gi-Hi;
12
13  endmodule
```



☐ Shift_Reg.v

```
module Shift_Reg
         parameter BW=16,
         parameter N =32
6
         input nrst,clk,
7
         input [BW-1:0] inData,
8
         input valid,
9
         output[BW-1:0] outData
10
    );
11
            [BW-1:0] sr[N-1:0];
13
     integer i;
14
     always@(posedge clk)
16
         if(!nrst)
17
             for(i=1;i<N;i=i+1)
                 sr[i] <= 0;
19
         else if (valid) begin
20
             for(i=1;i<N;i=i+1)
21
                 sr[i] <= sr[i-1];</pre>
22
         end
23
24
     always@(posedge clk)
26
         if(!nrst)
27
        sr[0] <= 0;
28
         else if (valid) begin
        sr[0] <= inData;</pre>
29
30
31
     assign outData = sr[N-1];
33
    endmodule
```

