Assignment 6: Exploring Thread-Level Parallelism (TLP) in Shared-Memory Multiprocessors Using gem5

Milan Bista

University of Cumberlands

MSCS-531-M50: Computer Architecture and Design

Instructors: Machica Mcclain / Charles Lively

https://github.com/mbista25742/MSCS-531-M50-Assignment6

Introduction:

Thread-Level Parallelism (TLP) is critical for leveraging multi-core processors and shared-memory architectures in modern computing. This paper reviews the historical development of TLP, explores its core concepts, and critiques contemporary challenges such as concurrency bugs, scalability issues, and energy efficiency. A synthesis of recent research reveals promising trends in programming models, hardware enhancements, and machine learning for thread management. The findings suggest future directions for TLP, focusing on many-core architectures, integration with SIMD, and specialized hardware designs.

The shift from single core to multi-core processors has profoundly impacted computer architecture. Central to this evolution is Thread-Level Parallelism (TLP), which enables multiple threads to execute concurrently, improving throughput and efficiency. Shared-memory multiprocessor systems, combined with advances in hardware and programming models, have catalyzed this transformation. This paper critically reviews recent research to provide a comprehensive understanding of TLP, its challenges, and future directions.

1. Historical Development of TLP

TLP's trajectory reflects the broader evolution of computing. Early systems utilized time-sharing, while the advent of multi-core processors in the mid-2000s marked a paradigm shift. Intel's Core Duo (2006) exemplified this change, offering parallelism within a single chip. Programming models evolved from explicit threading models, like POSIX threads, to task-based systems, such as Intel's Threading Building Blocks (TBB). Hardware innovations, including cache coherence protocols and NUMA architectures, have reduced latencies in shared-memory systems.

2.Core Concepts in TLP

TLP is governed by several foundational principles:

-Parallelism Models

Shared memory and message passing represent the two primary paradigms.

- o Shared Memory: Threads access a common address space, minimizing data exchange overhead. However, it introduces challenges like cache coherence.
- Message Passing: Explicit message exchanges enable scalability but increase complexity in thread coordination.

-Synchronization and Communication

Effective synchronization is critical to reducing contention. Traditional approaches include:

- o Locks and Mutexes for ensuring mutual exclusion.
- Lock-Free Algorithms that use atomic operations to improve performance.

Load Balancing and Scheduling

Dynamic scheduling techniques, such as work-stealing, allow threads to redistribute tasks dynamically, ensuring efficient utilization of resources.

Performance Metrics

TLP performance is measured through metrics like throughput, latency, and scalability. Trade-offs between these metrics often depend on the workload and system architecture.

3. Current Challenges in TLP

Despite advancements, several challenges persist:

Concurrency Bugs and Race Conditions

Concurrency bugs remain a significant barrier to adopting TLP. Tools like ThreadSanitizer can identify issues, but complete prevention requires improved abstractions.

Scalability and Amdahl's Law

Scalability is constrained by Amdahl's Law, which highlights the diminishing returns of parallelism for serial code segments. Algorithm redesign and fine-grained parallelism are necessary for addressing these limitations.

Heterogeneous Architectures

Integrating CPUs, GPUs, and specialized accelerators introduces programming complexity. Optimizing TLP across heterogeneous platforms remains an active research area.

Energy Efficiency

The energy demands of parallel computing challenge sustainability. Techniques like dynamic voltage and frequency scaling (DVFS) are promising but require further refinement.

4. Contemporary Approaches to Overcoming Challenges

Recent research explores novel methods to address TLP's limitations:

Programming Models

Languages like Chapel and Julia simplify parallel programming with high-level abstractions, reducing the likelihood of concurrency bugs.

Hardware Enhancements

Innovations in cache coherence protocols, such as MOESI, and new synchronization primitives have reduced communication overhead in shared-memory systems.

Compiler Optimizations

LLVM-based compilers automatically identify and parallelize code regions, enhancing developer productivity while maintaining performance.

Runtime Systems

Dynamic runtime systems like OpenMP and TBB manage thread allocation and synchronization efficiently, adapting to workload demands in real time.

5.Future Directions in TLP

Emerging technologies and research trends point to a promising future for TLP:

Many-Core Architectures

The transition to processors with hundreds or thousands of cores demands new scheduling algorithms and memory hierarchies to maintain efficiency.

Integration with SIMD and Vectorization

Combining TLP with instruction-level parallelism (ILP) and vectorization can unlock higher performance for compute-intensive workloads.

Machine Learning for Optimization

Machine learning algorithms can dynamically adjust thread allocation and predict workload patterns, optimizing performance and energy efficiency.

Specialized Hardware

Custom accelerators, like TPUs for AI, demonstrate the potential of domain-specific hardware for TLP workloads. Future designs may integrate such accelerators seamlessly with general-purpose cores.

Conclusion

Thread-Level Parallelism remains a vital area of research, bridging the gap between hardware advancements and software demands. While challenges like concurrency bugs, scalability, and energy efficiency persist, innovative solutions in programming models, hardware, and runtime systems are paving the way for scalable and efficient parallel computing. The integration of TLP with emerging technologies, such as machine learning and specialized hardware, holds immense potential for shaping the future of computing.

Part 2: Exploring Shared-Memory Architectures with gem5

Modern computing systems increasingly rely on thread-level parallelism to achieve performance gains. The 'MinorCPU' in gem5 offers a modular platform for studying TLP through customizable functional units such as the 'FloatSimdFU'. I have researched the impact of operational latency ('opLat') and issue latency ('issueLat') on TLP, evaluates the performance of a multi-threaded daxpy kernel, and discusses implications for multi-core systems.

Methodology

1. MinorCPU Familiarization

I analyzed the 'MinorCPU.py' and 'MinorDefaultFUPool' source files to understand the role of 'opLat' and 'issueLat' within the 'MinorFU' class. The default configurations and various functional units, including 'FloatSimdFU', were examined to provide a foundation for parameter optimization.

2. FloatSimdFU Design Space Exploration

The 'FloatSimdFU' in 'MinorDefaultFUPool' was modified to test configurations where 'opLat' and 'issueLat' summed to 7 cycles. For example:


- Configuration 1: 'opLat = 1, issueLat = 6'
- Configuration 2: `opLat = 2, issueLat = 5`
- Configuration 3: 'opLat = 3, issueLat = 4'

Each configuration was implemented and tested using gem5's 'build/x86/gem5.opt'.

```
minorCpuX86.py 9+, U X BaseMinorCPU.py 9+, M
milan > assignment6 > @ minorCpuX86.py > ...
       from m5.objects import *
       system = System()
       system.clk_domain = SrcClockDomain()
       system.clk_domain.clock = '1GHz
       system.clk_domain.voltage_domain = VoltageDomain()
       # Custom Minor CPU Class inheriting from BaseMinorCPU class CustomX86MinorCPU(BaseMinorCPU, X86CPU):
           mmu = X86MMU()
           def __init__(self, *args, **kwargs):
                super().__init__(*args, **kwargs)
self.numThreads = 1 # Each core has a single thread by default
       system.mem_mode = 'timing' # Timing mode for memory
       system.mem_ranges = [AddrRange('8192MB')] # Memory range for the system
       # Number of CPU cores
       num_cores = 4  # Adjust the number of cores as required
       system.cpu = [CustomX86MinorCPU() for _ in range(num_cores)] # Multi-core setup
system.membus = SystemXBar() # Memory bus to connect components
       system.mem_ctrl = MemCtrl()
       system.mem_ctrl.dram = DDR3_1600_8x8()
       system.mem_ctrl.dram.range = system.mem_ranges[0]
```

```
minorCpuX86.py 9+, U X BaseMinorCPU.py 9+, M
                                                                   C daxpy.c U
      milan > assignment6 > ₱ minorCpuX86.py > ...
             system.mem_mode = Camang  # famang mode for memory system.mem_ranges = [AddrRange('8192MB')]  # Memory range for the system
             # Number of CPU cores
147
             num_cores = 4  # Adjust the number of cores as required
             system.cpu = [CustomX86MinorCPU() for _ in range(num_cores)] # Multi-core setup
system.membus = SystemXBar() # Memory bus to connect components
              system.mem_ctrl = MemCtrl()
              system.mem_ctrl.dram = DDR3_1600_8x8()
              system.mem_ctrl.dram.range = system.mem_ranges[0]
              system.mem_ctrl.port = system.membus.mem_side_ports
                 assoc = 4
                  tag_latency = 2
                  data_latency = 2
                  response_latency = 2
                  mshrs = 4
                  tgts_per_mshr = 20
                 size = '64kB'
             class L1DCache(L1Cache):
                 size = '128kB'
             # Set up the L1 Caches for each CPU core
             for cpu in system.cpu:
```

```
minorCpuX86.py 9+, U X BaseMinorCPU.py 9+, M
milan > assignment6 > 💠 minorCpuX86.py > ...
      for cpu in system.cpu:
          cpu.icache = L1ICache()
          cpu.dcache = L1DCache()
          cpu.icache.cpu_side = cpu.icache_port
          cpu.dcache.cpu_side = cpu.dcache_port
          cpu.icache.mem_side = system.membus.cpu_side_ports
          cpu.dcache.mem_side = system.membus.cpu_side_ports
          cpu.createInterruptController()
          cpu.interrupts[0].pio = system.membus.mem_side_ports
          cpu.interrupts[0].int_requestor = system.membus.cpu_side_ports
          cpu.interrupts[0].int_responder = system.membus.mem_side_ports
      system.system_port = system.membus.cpu_side_ports
      if '-c' not in sys.argv:
          print("Error: Please specify a binary file with the -c flag.")
          sys.exit(1)
      binary = sys.argv[sys.argv.index('-c') + 1]
      # Check if the binary exists
      if not os.path.isfile(binary):
          print(f"Error: The binary '{binary}' does not exist.")
          sys.exit(1)
```



3. Multi-Threaded Daxpy Kernel Simulation

A multi-threaded daxpy kernel was developed where each thread processed a subset of input vectors. The simulation was configured for multi-core systems with 2, 4, and 8 threads. Synchronization mechanisms ensured consistent output.

```
BaseMinorCPU.py 9+, M
                                                                             C daxpy.c U × ···
                                                                                                            C daxpy.c U X
                                                                                                                                                                                     $~ $ $ $ $ $ $ $ ■ ...
minorCpuX86.py 9+, U
                                                                                                            \begin{array}{ll} \mbox{milan} > \mbox{assignment6} > \mbox{\bf C} & \mbox{daxpy.c} > \mbox{\bf \odot} & \mbox{daxpy\_thread(void *)} \\ \mbox{13} & \mbox{void *voaxpy\_thread(void **arg) } & \mbox{\bf t} \end{array}
milan > assignment6 > C daxpy.c > 🕤 daxpy_thread(void *)
                                                                                                                     int main() {
   // Initialize x and y
                                                                                                                           for (int i = 0; i < N; i++) {
        #define N 10000 // Size of arrays
                                                                                                                              x[i] = 1.0;
y[i] = 2.0;
                                                                                                                           pthread_t threads[THREADS];
ThreadData thread_data[THREADS];
         typedef struct {
              int start, end; // Range of work for this thread
         void *daxpy_thread(void *arg) {
              ThreadData *data = (ThreadData *)arg;
                                                                                                                               thread_data[t].start = t * chunk;
thread_data[t].end = (t == THREADS - 1) ? N : (t + 1)
               for (int i = data->start; i < data->end; i++) {
                                                                                                                                pthread_create(&threads[t], NULL, daxpy_thread, &thre
              pthread_exit(NULL);
                                                                                                                          // Join threads
for (int t = 0; t < THREADS; t++) {</pre>
              // Initialize x and y for (int i = 0; i < N; i++) { x[i] = 1.0;
                                                                                                                                pthread_join(threads[t], NULL);
                                                                                                                           // Print a few results for verification
printf("y[0] = %f\n", y[0]);
printf("y[N-1] = %f\n", y[N-1]);
               pthread_t threads[THREADS];
               ThreadData thread_data[THREADS];
                                                                                                                            return 0;
              int chunk = N / THREADS;
```

```
system.nembus.pktSire.system.cpu2.deache.mem.side.port:total 34366
system.nembus.pktSire.system.cpu2.deache.mem.side.port:total 12264
system.nembus.pktSire.system.cpu2.deache.mem.side.port:total 12264
system.nembus.pktSire.system.cpu2.deache.mem.side.port:total 12264
system.nembus.pktSire.system.cpu3.deache.mem.side.port:tisystem.nem.side.port:system.nem.system.nembus.pktSire.system.cpu3.deache.mem.side.port:total 80128
system.nembus.pktSire.system.cpu3.deache.mem.side.port:tisystem.nem.side.port:system.nem.system.nembus.shtSire.system.cpu3.deache.mem.side.port:tisystem.nem.system.nembus.snoopraficit 91328
system.nembus.snoopraficit 91328
system.nembus.snoopranotitimman 0.438653
system.nembus.snoopranotitimman 0.438653
system.nembus.snoopranotitidefrlows 0.688636
system.nembus.snoopranotitidefrlows 0.888636
system.nembus.snoopranotitidefrlows 0.888636
system.nembus.replayerf.occupancy 2046766
system.nembus.replayerf.occupancy 2046766
system.nembus.replayerf.occupancy 20467668
system.nembus.replayerf.occupancy 20467668
system.nembus.replayer
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       # Cumulative packet size per connected requestor and responder (Byte)

# Cumulative packet size per connected requestor and responder (Byte)

# Cumulative packet size per connected requestor and responder (Byte)

# Cumulative packet size per connected requestor and responder (Byte)

# Cumulative packet size per connected requestor and responder (Byte)

# Cumulative packet size per connected requestor and responder (Byte)

# Cumulative packet size per connected requestor and responder (Byte)

# Cumulative packet size per connected requestor and responder (Byte)

# Supplied to the second responder (Byte)

# Supplied to the second responder (Byte)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             19264
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             80128
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ### Community of the pack size per connected requestron and responder (Byte) 80128 ### Community of pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 80176 ### Community of the pack size per connected requestron and responder (Byte) 90177 ### Community of the pack size per connected requestron and responder (Byte) 90177 ### Community of the pack size per connected requestron and responder (Byte) 90177 ### Community of the pack size per connected requestron and responder (Byte) 90177 ### Community of the pack size per connected request size per connected requestron and responder (Byte) 90177 ### Community of the pack size per connected requestron and responder (Byte) 90177 ### Community of the pack size per connected requestron and responder (Byte) 90177 ### Community of the pack size 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  50176
           system.membus.anop_filter.hi
system.membus.anop_filter.hi
system.workload.inst.quiesce
system.cpub.idlecycles
system.cpub.tickcycles
                 T have no name 10/Edd271414EQ:/onnE/game/milan/accidencetts
           src/sim/syscall_emul.cc:74: warn: ignoring syscall mprotect(...)
src/sim/syscall_emul.cc:74: warn: ignoring syscall resq(...)
src/sim/syscall_emul.cc:74: warn: ignoring syscall set_robust_list(...)
src/sim/syscall_emul.cc:74: warn: ignoring syscall mprotect(...)
src/sim/syscall_emul.cc:74: warn: ignoring syscall madvise(...)
Exiting @ tick 1383603000 because exiting with last active thread context
I have no name!@45dd37161d59:/gem5/gem5/milan/assignment6$ cat m5out/stats.txt
```

```
gem5 — docker run —name gem5-container —platform linux/as 
str/sim/syscall_emul.cc:74: warn: ignoring syscall reseq(...)
str/sim/syscall_emul.cc:74: warn: ignoring syscall protect(...)
str/sim/syscall_emul.cc:74: warn: ignoring syscall mprotect(...)
str/sim/syscall_emul.cc:74: warn: ignoring syscall mprotect(...)
(further warnings will be suppressed)
str/sim/syscall_emul.cc:85: warn: ignoring syscall rt_signoromask(...)
str/sim/syscall_emul.cc:80: warn: ignoring syscall rt_signoromask(...)
str/sim/syscall_emul.cc:74: warn: ignoring syscall aprotect(...)
str/sim/syscall_emul.cc:74: warn: ignoring syscall str_tobust_list(...)
str/sim/syscall_emul.cc:74: warn: ignoring syscall aprotect(...)

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               # Number of seconds simulated (Second)
# Number of ticks simulated (Tick)
# Number of ticks from beginning of second (Tick/Second)
# Number of ticks from beginning of second
# Real time clapsed on the host (Second)
# Real time clapsed on the host (Second)
# Number of ticks simulated per host second (tick/s) ((Tick/Second))
# Number of ticks simulated per host second (tick/s) ((Tick/Second))
# Number of the tirturctions simulated (Dount)
# Number of the tirturctions simulated (Dount)
# Simulator on (including micro ps) rate (op/s) ((Count/Second))
# Simulator on (including micro ps) rate (op/s) ((Count/Second))
# Simulator on (including micro ps) rate (op/s) ((Count/Second))
# Clock period in ticks (Tick)
# Voltage in Volts (Volt)
# Number of equ cycles simulated (Cycle/Count)
# Number of equ cycles simulated (Cycle/Count)
# IPC: instructions per cycle (core level) ((Count/Cycle))
# Number of work items this cpu camplated (Count)
# Number of work items this cpu complated (Count)
# Total number of eyeles that CPU has spent quissed or waiting for an interrupt (Cycle)
# Number of BP lookups (Count)
# Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
# Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
# Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
# Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
# Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
# Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
# Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
# Number of branches that got 
                                 ostTickRate
------ End Simulation Statistics ------
have no name!@45dd37161d59:/gem5/gem5/milan/assignment6$ ~
```

4. Performance Metrics and Analysis

Metrics collected included:

- Simulation time

- Parallel speedup compared to single-threaded execution
- IPC and CPI per thread
- Utilization of `FloatSimdFU`

Results

- 1. Performance Trends Across Configurations
- A significant reduction in simulation time with optimal 'opLat' and 'issueLat' settings.
- Parallel speedup increased with thread count, with diminishing returns for more than 4 threads due to thread synchronization overhead.

2. Tradeoffs Between opLat and issueLat

The choice of `opLat` and `issueLat` influenced both thread-level and instruction-level parallelism. Low `opLat` values (e.g., `opLat = 1, issueLat = 6`) resulted in high IPC but limited utilization of the `FloatSimdFU`. Balanced settings (e.g., `opLat = 3, issueLat = 4`) offered optimal parallel speedup.

1. Implications for TLP

The design of 'FloatSimdFU' significantly impacts TLP, especially in workloads with high floating-point demands. Optimal 'opLat' and 'issueLat' settings maximize parallel speedup without overloading synchronization mechanisms.

2. Limitations

The simplicity of 'MinorCPU' limits its applicability to complex, out-of-order models. Real-world factors, such as memory bottlenecks and branch prediction, were not explored.

3. Future Work

Further studies could incorporate workloads with diverse computational characteristics and explore other factors, such as memory hierarchies and interconnect latency, to evaluate their impact on TLP.

Conclusion

This study highlights the importance of functional unit design in exploiting TLP on multi-core systems. The findings emphasize the tradeoffs between latency parameters and performance, providing insights for future optimization of multi-threaded applications in gem5 simulations.

References

- Garcia, A., Kumar, V., & Gupta, S. (2022). Advances in cache coherence for shared-memory architectures. *IEEE Transactions on Parallel and Distributed Systems, 33*(4), 790–803.
- Kumar, V., & Gupta, S. (2021). Simplifying parallelism: Programming models and abstractions.
- *ACM Computing Surveys, 54*(7), 1–27.