

2021

# SPI-AVIP

USER GUIDE

---

## **Contents**

<b>List of Tables</b>	<b>2</b>
<b>List of Figures</b>	<b>3</b>
<b>Chapter 1</b>	<b>6</b>
Introduction	6
1.1 Spi master avip	6
<b>Chapter 3</b>	<b>14</b>
Steps to run Testcases	14
3.1 Git steps	14
3.2 Mentor's Questasim	15
3.2.1 Compilation	15
3.2.2 Simulation	16
3.2.3 Regression	20
3.2.4 Coverage	21
3.3 Cadence	25
3.3.1 Compilation	25
3.3.2 Simulation	25
3.3.3 Coverage	25
<b>Chapter 4</b>	<b>26</b>
Debug Tips	26
4.1 SPI Debugging Flow	26
4.1.1 Check for Configuration Values:	27
4.1.1(a) Master agent configurations	27

---

## List of Tables

Table No	Table Name	Page No
Table 4.1	master configurations	27
Table 4.2	slave configurations	28
Table 4.3	environment configurations	29

---


## List of Figures

Figure No	Name of the Figure	Page No
1.1	Simple SPI AVIP	4
1.2	Directories included in spi_compile.f file	6
1.3	Packages included in spi_compile.f file	6
1.4	Static files included in spi_compile.f file	7
1.5	Spi_compile.f used in makefile for questasim tool	7
1.6	Spi_compile.f used in makefile for cadence tool	8
2.1	Spi avip architecture	11
3.1	Usage of the make command	
3.2	Questasim WLF window	
3.3	Screenshot of adding waves in wave window	
3.4	Wave window	
3.5	Screenshot of unlocking the wave window	
3.6	Screenshot showing way to see the name of signals	
3.7	Files in questasim after the regression	
3.8	Coverage Report	
3.9	Screenshot of opening covergroups	
3.10	Screenshot of opening slave covergroup	
3.11	Shows way to open slave covergroup coverage report	
3.12	Screenshot of coverpoints and cross coverpoints	
3.13	MISO_DATA_TRANSFER_CP coverpoint report	
4.1	Debugging flow	

4.2	Master_agent_config values	
4.3	Slave_agent_config values	
4.4	Env_config values	
4.5	Transfer size for mosi and miso	
4.6	Master_tx values	
4.7	Slave_tx values	
4.8	Converted data of master req	
4.9	Converted data of slave req	
4.10	Master bfm_struct data	
4.11	Slave bfm_struct data	
4.12	Master_driver_bfm values	
4.13	Slave_driver_bfm values	
4.14	Master_monitor values	
4.15	Slave_monitor values	
4.16	Scoreboard_checks	
4.17	Coverage for master	
4.18	Coverage for slave	
4.19	Master and slave coverage	
4.20	Instance of cover group	
4.21	Master_coverage coverpoint	
4.22	Master_coverage crosses coverpoints	
4.23	Slave_coverage coverpoint	
4.24	Slave_coverage crosses coverpoints	
4.25	Log file for assertion test	
4.26	Assertion errors	
4.27	Assertion property-1	

4.28	Assertion property-2	
4.29	Assertion pass waveform	
4.30	Waveform for 32 bit full duplex test with initial conditions	
4.31	Waveform for 32 bit full duplex test with c2tdelay	
4.32	Wave form for 32 bit full duplex test with all the delays	
4.33	Wave form for 32bit data transfer(1st transaction)	
4.34	Wave form for 32bit data transfer(2nd transaction)	

# Introduction



**Fig: 1.1** simple spi avip

Master avip can communicate with the slave avip via spi interface. Master avip and slave avip works on both simulator and emulator. To know more about avip, please go through the link : [SystemVerilog Testbench Acceleration | Acceleration](#)

## 1.1 Spi master avip

Spi master avip starts the test in the hvl top and starts the randomised sequences in base\_test and will pass the mosi\_data i.e., master\_out\_slave\_in to spi master\_driver proxy using uvm sequencer and driver handshake. The spi master driver bfm gets the mosi\_data using inbound communication. The spi master driver bfm sends the miso\_data that is sampled in spi master driver bfm and sends it back to the spi master driver proxy. The spi master monitor bfm samples the mosi\_data and miso\_data received from the spi interface and sends it to the spi master monitor proxy. The sampled data received by spi master monitor bfm is sent to the spi master scoreboard and spi master coverage. Spi master scoreboard compares the driven data and sampled data. Spi master coverage is used to check the functional coverage of spi master.

To know more about inbound and outbound communication, please go through this link : [Inbound and Outbound Communication](#)

## 1.2 Spi slave avip

Spi slave avip starts the test in the hvl top and starts the randomised sequences in base\_test and will pass the miso\_data i.e., master\_in\_slave\_out to spi slave\_driver proxy using uvm

---

sequencer and driver handshake. The spi slave driver bfm gets the miso\_data using inbound communication. The spi slave driver bfm sends the miso\_data that is sampled in spi slave driver bfm and sends it back to the spi slave driver proxy. The spi slave monitor bfm samples samples the mosi\_data and miso\_data received from the spi interface and sends it to the spi slave monitor proxy. The sampled data received by spi slave monitor bfm is sent to the spi slave scoreboard and spi slave coverage. Spi slave scoreboard compares the driven data and sampled data. Spi slave coverage is used to check the functional coverage of spi slave.

To know more about inbound and outbound communication, please go through this link :  
[Inbound and Outbound Communication](#)

### **1.3 Spi Interface :**

Spi interface has the following interface pin level signals :

1. pclk
2. areset\_n
3. selk
4. cs\_n
5. mosi0
6. mosi1
7. mosi2
8. mosi3
9. miso0
10. miso1
11. miso2
12. miso3

To know more about the spi interface signals, please go to section [3.1 Pin Interface](#).

### **1.4 spi\_compile.f file**

This file contains the following things :

1. All the directories needed
2. All the packages we needed
3. All the modules written
4. All the bfm interfaces written
5. The spi interface

- ❖ If you want to add any file in the project, please add the file or folder in spi\_compile.f file to make it compiled.
- ❖ If you want to add a class based component or object, you have to add that file in the respective package file and then make sure to mention the directory and path in spi\_compile.f file.

- ❖ If you want to add a module/interface or any static component, then mention the file name along with the path of the file.
- ❖ How to add :
  1. To include directory: +incdir+<path\_of\_the\_folder>
  2. To include file use file\_path/file\_name.extension
  3. / is used to force a new line
- ❖ Current spi\_compile.f file consists of all files directories and Packages mentioned in fig. 1.2, fig. 1.3 and fig. 1.4.

a. Directories included :

```
+incdir+../../src/globals/
+incdir+../../src/hvl_top/test/sequences/master_sequences/
+incdir+../../src/hvl_top/master/
+incdir+../../src/hdl_top/master_agent_bfm/
+incdir+../../src/hvl_top/env/virtual_sequencer/
+incdir+../../src/hvl_top/test/virtual_sequences/
+incdir+../../src/hvl_top/env
+incdir+../../src/hvl_top/slave
+incdir+../../src/hvl_top/test/sequences/slave_sequences/
+incdir+../../src/hvl_top/test
+incdir+../../src/hdl_top/slave_agent_bfm
+incdir+../../src/hdl_top/spi_interface
```

**Fig: 1.2** Directories included in spi\_compile.f file

b. Packages included:

```
../../src/globals/spi_globals_pkg.sv
../../src/hvl_top/master/spi_master_pkg.sv
../../src/hvl_top/slave/spi_slave_pkg.sv
../../src/hvl_top/test/sequences/master_sequences/spi_master_seq_pkg.sv
../../src/hvl_top/test/sequences/slave_sequences/spi_slave_seq_pkg.sv
../../src/hvl_top/env/spi_env_pkg.sv
../../src/hvl_top/test/virtual_sequences/spi_virtual_seq_pkg.sv
../../src/hvl_top/test/test_pkg.sv
```

---

**Fig: 1.3** Packages included in spi\_compile.f file

c. Static files included :

```
../../../../src/hdl_top/spi_interface/spi_if.sv
../../../../src/hdl_top/master_agent_bfm/master_driver_bfm.sv
../../../../src/hdl_top/master_agent_bfm/master_monitor_bfm.sv
../../../../src/hdl_top/master_agent_bfm/master_agent_bfm.sv
../../../../src/hdl_top/slave_agent_bfm/slave_driver_bfm.sv
../../../../src/hdl_top/slave_agent_bfm/slave_monitor_bfm.sv
../../../../src/hdl_top/slave_agent_bfm/slave_agent_bfm.sv
../../../../src/hdl_top/hdl_top.sv
../../../../src/hvl_top/hvl_top.sv
../../../../src/hdl_top/master_assertions.sv
../../../../src/hdl_top/slave_assertions.sv
```

**Fig: 1.4** static files included in spi\_compile.f file

In Makefile, we include the spi\_compile.f file to compile all the files included.

Command used : *i**run -f spi\_compile.f +UVM\_TEST\_NAME=<test\_name> +uvm\_verbosity=UVM\_HIGH*.

```
compile:  
    make clean_compile;  
    make clean_simulate;  
    vlib work;  
    vlog -sv \  
    +acc \  
    +cover \  
    +fcover \  
    -l spi_compile.log \  
    -f ../../spi_compile.f
```

Fig: 1.5 spi\_compile.f used in makefile for questa\_sim tool

```
irun -c \
  -clean \
  -elaborate \
  -coverage a \
  -access +rwc \
  -64 \
  -sv \
  -uvm \
+access+rw \
-f ../../spi_compile.f \
-l spi_compile.log \
-top worklib.hdl_top:sv \
-top worklib.hvl_top:sv \
-nclibdirname INCA_libs \
-SVA
```

**Fig 1.6** spi\_compile.f used in makefile for cadence tool

## Chapter 2

# Architecture

SPI AVIP Testbench Architecture has divided into the two top modules as HVL and HDL top as shown in below fig 2.1




Fig 2.1 Spi avip Architecture

The whole idea of using Accelerated VIP is to push the synthesizable part of the testbench into the separate top module along with the interface and it is named as HDL TOP. and the unsynthesizable part is pushed into the HVL TOP it provides the ability to run the longer tests quickly. This particular testbench can be used for the simulation as well as the emulation based on mode of operation.

HVL TOP has the design which is untimed and the transactions flow from both master virtual sequence and slave virtual sequence onto the SPI I/F through the BFM Proxy and BFM and gets the data from monitor BFM and uses the data to do checks using scoreboard and coverage.

HDL TOP consists of the design part which is timed and synthesizable, Clock and reset signals are generated in the HDL TOP. Bus Functional Models (BFMs) i.e synthesizable part of drivers and monitors are present in HDL TOP, BFMs also have the back pointers to its proxy to call non - blocking methods which are defined in the proxy.

---

We have the tasks and functions within the drivers and monitors which are called by the driver and monitor proxy inside the HVL. This is how the data is transferred between the HVL TOP and HDL TOP.

HDL and HVL uses the transaction based communication to enable the information rich transactions and since clock is generated within the HDL TOP inside the emulator it allows the emulator to run at full speed.

---

## Chapter 3

# Steps to run Testcases

### 3.1 Git steps

1. Checking for git, open the terminal type the command

*git version*

The output will either tell you which version of Git is installed or alert you that git is an unknown command. If it's an unknown command, install Git using following link  
[guide to install git in other platforms](#)

2. Copy the ssh public key and do the clone of the spi\_avip repository in the terminal

[find the spi\\_avip GitHub repository here](#)

*git clone git@github.com:mbits-mirafra/spi\_avip.git*

3. After cloning, change the directory to the cloned repository

*cd spi\_avip*

4. After cloning you will be in the main branch i.e, the production branch

*git branch*

5. Do the pull for the cloned repository to be in sync

*git pull origin main*

6. Fetch all branches in the spi\_avip repository

*git fetch*

7. Check all branches present in the spi\_avip repository

*git branch -a*

8. To switch from the main branch to another branch

*git checkout origin <branch\_name>*

9. Do the pull for the cloned repository to be in sync

*git pull origin <branch\_name>*

**Note:** To run any test case you should be inside the cloned directory i.e, spi\_avip [spi\_avip is considered as root path]

### 3.2 Mentor's Questasim

1. Change the directory to questasim directory where the makefile is present

---

Path for the mentioned directory is spi\_avip/sim/questasim

Note: To Compile, simulate, regression and for coverage you must be in the specified path i.e, *spi\_avip/sim/questasim*

2. To view the usage for running testcases, type the command

*make*

Fig 3.1 shows the usage to compile, simulate, and regression

```
[vandanam@HweServer questasim]$ make
-----
----- Usage -----
make target <options> <variable>=<value>

To compile use:
make compile

To simulate individual test:
make simulate test=<test_name> uvm_verbosity=<VERBOSITY_LEVEL>

Example::
make simulate test=base_test uvm_verbosity=UVM_HIGH

To run regression:
make regression testlist_name=<regression_testlist.list>

Example::
make regression testlist_name=spi_simple_fd_regression.list
-----
```

**Fig 3.1** Usage of the make command

### 3.2.1 Compilation

1. Use the following command to compile

*make compile*

2. Open the log file *spi\_compile.log* to view the compiled files  
*gvim spi\_compile.log*

### 3.2.2 Simulation

1. After compilation, use the following command to simulate individual test cases

*make simulate test=<test\_name> uvm\_verbosity=<VERBOSITY\_LEVEL>*

---

Example:

**Note: You can find all the test case names in the path given below**  
[\*spi\\_avip/src/hvl\\_top/testlists/spi\\_simple\\_fd\\_regression.list\*](#)

2. To view the log file

*gvim <test\_name>/<test\_name>.log*

Ex: *gvim spi\_simple\_fd\_8b\_test/spi\_simple\_fd\_8b\_test.log*

Note: The path for the log file will be displayed in the simulation report along with the name of the simulated test


3. To view waveform

*vsim -view <test\_name>/waveform.wlf &*

Ex: *vsim -view spi\_simple\_fd\_8b\_test/waveform.wlf &*


Note: The command to view the waveform will be displayed in the simulation report along with the name of the simulated test

4. As you run the above command, the new WLF Questasim window will appear as shown in fig 3.2




**Fig 3.2** Questasim WLF window

5. Right-click on intf and select Add Wave as shown in the image 3.3 to add the signals to the wave window




**Fig 3.2** Screenshot of adding waves in wave window

- After adding wave, click on Wave window as shown in the Fig 3.3



**Fig 3.3** Wave window

- Click as shown in the fig 3.4 to unlock the waveform window



**Fig 3.4** Screenshot of unlocking the wave window

8. You will be able to get a separate wave window as shown in the Fig 3.5





Fig 3.5 Screenshot of unlocked wave window with signals

9. Click on the icon signal toggle leaf name marked in fig 3.6 to see the signals as shown



**Fig 3.6** Screenshot showing way to see the name of signals

10. For the analysis of waveform, go through the link below

[Waveform Viewer](#)

### 3.2.3 Regression

1. To run regression for all test case

*make regression testlist\_name=<regression\_testlist\_name.list>*

Ex: *make regression testlist\_name=spi\_simple\_fd\_regression.list*

**Note: You can find all the test case names in the path given below**

*spi\_avip/src/hvl\_top/testlists/spi\_simple\_fd\_regression.list*

2. After regression, you can view the individual files as shown fig 3.7

*ls*

```

spi_simple_8b_16b_16b_test_24112021-225226
spi_simple_8b_16b_test_24112021-225222
spi_simple_8b_8b_test_24112021-225219
spi_simple_fd_16b_test_24112021-225157
spi_simple_fd_32b_test_24112021-225201
spi_simple_fd_64b_test_24112021-225204
spi_simple_fd_8b_test_24112021-225146
spi_simple_fd_baudrate_test_24112021-225255
spi_simple_fd_c2t_delay_test_24112021-225248
spi_simple_fd_config_cpol0_cpha0_msb_c2t_t2c_baudrate_test_24112021-225302
spi_simple_fd_cpol0_cpha0_test_24112021-225235
spi_simple_fd_cpol0_cpha1_test_24112021-225239
spi_simple_fd_cpol1_cpha0_test_24112021-225242
spi_simple_fd_cpol1_cpha1_test_24112021-225245
spi_simple_fd_ct_test_24112021-225213
spi_simple_fd_dct_test_24112021-225216
spi_simple_fd_lsb_test_24112021-225232
spi_simple_fd_maximum_bits_test_24112021-225208
spi_simple_fd_msb_test_24112021-225229
spi_simple_fd_negative_scenarios_test_24112021-225259
spi_simple_fd_t2c_delay_test_24112021-225252

```

**Fig 3.7** Files in questasim after the regression

3. To view the log files of individual test, select the interested test case file, go inside that directory

Ex: Interested in the test case *spi\_simple\_fd\_cpol0\_cpha1\_test*

Go inside the directory of interested testcase with the date

*spi\_simple\_fd\_cpol0\_cpha1\_test\_24112021-225239*

Inside this directory, you will be able to find the log file of the interested test case

*spi\_simple\_fd\_cpol0\_cpha1\_test.log*

Path:

*spi\_simple\_fd\_cpol0\_cpha1\_test\_24112021-225239/spi\_simple\_fd\_cpol0\_cpha1\_test.Log*

### 3.2.4 Coverage

1. To see coverage
  - a. **After simulating**

For the individual test, use the command firefox

*firefox spi\_simple\_fd\_8b\_test/html\_cov\_report/index.html &*

Ex: *firefox spi\_simple\_fd\_8b\_test/html\_cov\_report/index.html &*

---

Note: The command to see the coverage will be displayed in the simulation report along with the name of the simulated test

b. **After the regression,**

- To view the coverages of all test cases, type the below command

*firefox merged\_cov\_html\_report/index.html &*

Note: The command to see the coverage will be displayed in the simulation report along with the name of the simulated test

- To view the coverage for individual test case

See the list of files generated after regression, which is shown in fig 3.7.

Select the interested test case file, go inside that directory

Ex:

Interested in the test case *spi\_simple\_fd\_cpol0\_cphal\_test*

Go inside the directory of interested testcase with the date

*spi\_simple\_fd\_cpol0\_cphal\_test\_24112021-225239*

Inside this directory, you will be able to find the html coverage file of the interested test case

*html\_cov\_report/*

Inside it would be the html file

*covsummary.html*

Command to view coverage report for the above test case will be

*firefox spi\_simple\_fd\_cpol0\_cphal\_test\_24112021-225239/html\_cov\_report/covsummary.html*

2. The coverage report window appears as shown in fig 3.8




Fig 3.8 Coverage Report

3. Scroll down to the coverage summary by type and click on covergroups shown in fig 3.9.

**Coverage Summary by Type:**

Total Coverage:	18.29%	25.33%		
Coverage Type	Click on the covergroups	Weight	% Hit	Coverage
Covergroups	436	29	407	1 6.65% 18.72%
Statements	2304	602	1702	1 26.12% 26.12%
Branches	1332	157	1175	1 11.78% 11.78%
FEC Conditions	10	6	4	1 60.00% 60.00%
Toggles	598	62	536	1 10.36% 10.36%
Assertions	4	1	3	1 25.00% 25.00%

3.9 Screenshot of opening covergroups

4. After opening coevrgroup you will be able to see the summary.click on as shown in the fig 3.10 to slave covergroup

Covergroups Coverage Summary:							
Covergroups/Instances	Click on this to see the slave coverage	Total Bins	Hits	Misses	Hits %	Goal %	Coverage %
① /spi_slave_pkg/slave_coverage/slave_covergroup		90	8	82	8.88%	16.66%	16.66%

3.10 Screenshot of opening slave covergroup

5. If clicked on slave covergroup, further it opens to another window, again click on the slave covergroup as shown in fig 3.11

Questa Covergroup Coverage Report							
Covergroups/Instances	Click on slave covergroup	Total Bins	Hits	Misses	Hits %	Goal %	Coverage %
① Covergroup slave_covergroup		90	8	82	8.88%	16.66%	16.66%
① Instance Vspi_slave_pkg::slave_coverage::slave_covergroup		90	8	82	8.88%	16.66%	16.66%

3.11 Shows way to open slave covergroup coverage report


6. Further, you will be able to see coverpoints and crosses as shown in fig 3.12

Scope: /spi_slave_pkg/slave_coverage						
Covergroup type:						
slave_covergroup						
Summary	Total Bins	Hits	Hit %			
Coverpoints	18	4	22.22%			
Crosses	72	4	5.55%			
Search:						
CoverPoints	Total Bins	Hits	Misses	Hit %	Goal %	Coverage %
① MISO_DATA_TRANSFER_CP	6	1	5	16.66%	16.66%	16.66%
① MOSI_DATA_TRANSFER_CP	6	1	5	16.66%	16.66%	16.66%
① OPERATION_MODE_CP	4	1	3	25.00%	25.00%	25.00%
① SHIFT_DIRECTION_CP	2	1	1	50.00%	50.00%	50.00%

---

**Fig 3.12** Screenshot of Coverpoints and cross coverpoints

7. Click on individual coverpoints and crosses to see the bins hit, here MISO\_DATA\_TRANSFER\_CP is individual coverpoint in fig 3.13



The screenshot shows a coverage report interface. At the top, it displays the scope as `/spi_slave_pkg/slave_coverage` and the covergroup type as `slave_covergroup`. Below this, the title is **Coverpoint: MISO\_DATA\_TRANSFER\_CP**. A search bar is present above a table. The table has columns for Bin Name, At Least, and Hits. The data is as follows:

Bin Name	At Least	Hits
TRANSFER_8BIT	1	5
TRANSFER_16BIT	1	0
TRANSFER_24BIT	1	0
TRANSFER_32BIT	1	0
TRANSFER_64BIT	1	0
TRANSFER_MANY_BITS	1	0

**Fig. 3.13** MISO\_DATA\_TRANSFER\_CP coverpoint report

8. For the analysis of coverage report, click on the link [Coverage Debug](#)

### 3.3 Cadence

1. Change the directory to questasim directory where the makefile is present

Path for the mentioned directory is `spi_avip/sim/cadence_sim`

Note: To Compile, simulate, regression and for coverage you must be in the specified path i.e, `spi_avip/sim/cadence_sim`

2. To view the usage for running testcases, type the command

*make*

Fig 3. shows the usage to compile, simulate, and regression

```

----- Usage -----
make target <options> <variable>=<value>

To compile use:
make compile

To simulate use:
make simulate test=<test_name> uvm_verbosity=<VERBOSITY_LEVEL>

Example::
make simulate test=base_test uvm_verbosity=UVM_HIGH
-----
```

Fig 3.14 Usage of make command in cadence

### 3.3.1 Compilation

1. Use the following command to compile

*make compile*

2. Open the log file [spi\\_compile.log](#) to view the compiled files

*vim spi\_compile.log*

### 3.3.2 Simulation

1. After compilation, use the following command to simulate individual test cases

*make simulate test=<test\_name> uvm\_verbosity=<VERBOSITY\_LEVEL>*

Example:

**Note: You can find all the test case names in the path given below**

[spi\\_avip/src/hvl\\_top/testlists/spi\\_simple\\_fd\\_regression.list](#)

2. To view the log file

*gvim <test\_name>/<test\_name>.log*

Ex: *gvim spi\_simple\_fd\_8b\_test/spi\_simple\_fd\_8b\_test.log*

Note: The path for the log file will be displayed in the simulation report along with the name of the simulated test

```

----- Simulation Report -----
UVM Fatal
Number of demoted UVM_FATAL reports : 0
Number of caught UVM_FATAL reports : 0
UVM_FATAL : 0

UVM Errors
Number of demoted UVM_ERROR reports : 0
Number of caught UVM_ERROR reports : 0
UVM_ERROR : 0

UVM Warnings
Number of demoted UVM_WARNING reports: 0
Number of caught UVM_WARNING reports : 0
UVM_WARNING : 0

Testname: spi_simple_fd_8b test
Log file path: spi_simple_fd_8b_test/spi_simple_fd_8b_test.log

```

Fig 3.15 Simulation report in cadence

3. To view waveform type the command

*simvision waves.shm/*

4. After running the simvision command , we will be able to see the waveform window as shown in the figure 3.16




Fig 3.16 Cadence waveform window

5. From the right side of the waveform window, right click on to the intf where all signals are present and select send to waveform window as shown in fig 3.17




Fig 3.17

6. All signals appears in the waveform window as shown in the fig 3.18





Fig 3.18

### 3.3.3 Coverage

1. To view coverage, type the imc command as below  
`imc -load cov_work scope/test/ &`
2. After running the imc command the window appears as shown in the fig 3.19



**Fig 3.19**

3. Click on the black arrow mark pointing to the uvm pkg as shown in the fig 3.20 later then click on arrow mark pointing to env\_h , then on master\_agent\_h then right click on master\_cov\_h and select






Fig 3.20

4. Covergroup analysis window appears as shown in the fig.3.21



5. Click on any of the covergroup to see the coverage percentage of that covergroup as shown in the fig 3.22



---

## Chapter 4


# Debug Tips

As design complexity continues to increase, which is contributing to new challenges in verification and debugging. Fortunately, new solutions and methodologies (such as UVM) have emerged to address growing design complexity. Yet, even with the productivity gains that can be achieved with the adoption of UVM, newer debugging challenges specifically related to UVM need to be addressed.

Here **spi\_simple\_fd\_32b\_test** has been used as an example test case in order to show the below debugging flow of the spi protocol and all the info's have been runned using **UVM\_HIGH** verbosity

### 4.1 SPI Debugging Flow

Initially, open with a log file which is inside the test folder that has been run and then follow the below procedure in order to have a debug flow.



**Fig 4.1** Debugging flow

#### 4.1.1 Check for Configuration Values:

At this stage, the user is trying to check for all the values related to master agent, slave agent and environment configurations which have been generated from the test.

For more information on Configurations please visit the following link:

[Configuration Doc](#)

##### 4.1.1(a) Master agent configurations

Master agent configurations Includes

Table 4.1 master configurations


Configurations	conditions for the configurations
No of Slaves	which should not equal to zero

spi_mode	which is of enum type and it will indicate which type of configurations related to cpol and cpha the test running
shift_dir	which is of enum type and it tells about whether an MSB bit should start the transfer or an LSB bit should begin the transfer.
c2tdelay	which briefs about the delay between the chip select low to the transfer start and it should not equal zero.
t2cdelay	which briefs about the delay between the completion of transfer to the chip select High and it should not equal zero.
wdelay	which tells about the delay between the two transfers and it should not equal zero.
Primary and secondary prescaler	which are used to set the baud rate
Baud rate divisor	which basically tells at what rate the data transfer is happening.
has_coverage	Which indicates the coverage connection

```

UVM_INFO ../../src/hvl_top/test/base_test.sv(77) @ 0: uvm_test_top [spi_simple_fd_32b_test] master_agent_cfg =
-----
Name          Type           Size  Value
-----
master_agent_cfg_h   master_agent_config -  @497
is_active        string         10  UVM_ACTIVE
no_of_slaves      integral       32  'd1
spi_mode          string         11  CPOL0_CPHA0
shift_dir          string         9   LSB_FIRST
c2tdelay          integral       32  'd1
t2cdelay          integral       32  'd1
wdelay             integral       32  'd1
primary_prescalar integral       3   'd0
secondary_prescalar integral       3   'd0
baudrate_divisor  integral       32  'd2
has_coverage       integral       1   1

```



**Fig 4.2** master\_agent\_config values

Figure 4.2 shows the different config values that has been set in master agent config class

#### 4.1.1(b) Slave agent configurations

Slave agent configurations Includes

Table 4.2 slave configurations

Configurations	conditions for the configurations
spi_mode	which is of enum type and it will indicate which type of configurations related to cpol and cpha the test running
shift_dir	which is of enum type and it tells about whether an MSB bit should start the transfer or an LSB bit should begin the transfer.
has_coverage	Which indicates the coverage connection
Slave_id	Tells which slave is selected

```
UVM_INFO .../src/hvl_top/test/base_test.sv(88) @ 0: uvm_test_top [spi_simple_fd_32b_test] slave_agent_cfg =
-----
Name          Type           Size  Value
-----
slave_agent_cfg_h[0]  slave_agent_config -    @502
is_active      string         10   UVM_ACTIVE
slave_id       integral       2    'd0
spi_mode       string         11   CPOL0_CPHA0
shift_dir      string         9    LSB_FIRST
has_coverage   integral       1    1
```




Fig 4.3 slave\_agent\_config values

Figure 4.3 shows the different config values that has been set in slave agent config class

#### 4.1.1(c) Environment configuration

Environment configuration includes

Table 4.3 environment configurations

Configurations	conditions for the configurations
has_scoreboard	which tells how many scoreboards are connected to env. Which has to be at least 1
has_virtual_seqr	which tells how many virtual seqr are connected to env Which has to be at least 1
No_of_slaves	Tells how many slaves are connected Which shouldn't be 0

```

UVM_INFO ../../src/hvl_top/test/base_test.sv(93) @ 0: uvm_test_top [spi_simple_fd_32b_test] env_cfg =
-----
Name          Type      Size  Value
-----
env_cfg_h     env_config -    @496
has_scoreboard integral  1    1
has_virtual_sqr integral  1    1
no_of_slaves  integral  32   'h1
-----

```

env\_cfg

**Fig 4.4** env\_config values

Figure 4.4 shows the different config values that has been set in env config class

#### 4.1.2 Check for transfer size:

SPI follows one specific rule related to the transfer size of mosi and miso data.

Always the no of bits are bytes transferred by the mosi should be the same as no of bits or bytes transferred by miso.

```

# UVM_INFO ../../src/hvl_top/master//master_spi_seq_item_converter.sv(47) @ 120: reporter
[master_seq_item_conv_class] no_of_mosi_bits_transfer =
# 32

```

```

# UVM_INFO ../../src/hvl_top/slave/slave_spi_seq_item_converter.sv(47) @ 140: reporter
[slave_seq_item_conv_class] no_of_miso_bits_transfer =
# 32

```

**Fig 4.5** Transfer size for mosi and miso

Figure 4.5 shows the transfer size for mosi and miso signals with the data to be driven on miso and sampled at mosi.

#### 4.1.3 Check for transaction values:

Once the config values and size of the transfers are correct then check for the data to be transmitted from master\_tx class as well from slave\_tx class

Initially check for the idle state of the transaction.(Ex: In this case cs = 1 and sclk = cpol). Once the chip select goes low, check the size of the transaction and it should be the same as no of mosi/miso bits to transfer.

```

#
# UVM_INFO ../../src/hvl_top/test/sequences/master_sequences//spi_fd_32b_master_seq.sv(49) @ 110: uvm_test_top.env_h.master_agent_h.
# master_seqr_h@spi_fd_32b_master_seq_h [spi_fd_32b_master_seq] master seq =
#
# -----
# Name          Type      Size Value
# -----
# req           master_tx -    @1353
# begin_time   time     64    110
# depth         int      32    'd2
# parent sequence (name) string  23    spi_fd_32b_master_seq_h
# parent sequence (full name) string  71    uvm_test_top.env_h.master_agent_h.master_seqr_h.spi_fd_32b_master_seq_h
# sequencer     string   47    uvm_test_top.env_h.master_agent_h.master_seqr_h
# cs            integral 2    'b0
# master_out_slave_in[0] integral 8    'h58
# master_out_slave_in[1] integral 8    'h48
# master_out_slave_in[2] integral 8    'hb8
# master_out_slave_in[3] integral 8    'hd8
# -----
#

```

**Fig 4.6** master\_tx values

```

#
# UVM_INFO ../../src/hvl_top/test/sequences/slave_sequences//spi_fd_32b_slave_seq.sv(42) @ 140: uvm_test_top.env_h.slave_agent_h[0].
# slave_seqr_h@spi_fd_32b_slave_seq_h [spi_fd_32b_slave_seq] slave seq =
#
# -----
# Name          Type      Size Value
# -----
# req           slave_tx -    @1357
# begin_time   time     64    140
# depth         int      32    'd2
# parent sequence (name) string  22    spi_fd_32b_slave_seq_h
# parent sequence (full name) string  71    uvm_test_top.env_h.slave_agent_h[0].slave_seqr_h.spi_fd_32b_slave_seq_h
# sequencer     string   48    uvm_test_top.env_h.slave_agent_h[0].slave_seqr_h
# master_in_slave_out[0] integral 8    'h20
# master_in_slave_out[1] integral 8    'hd8
# master_in_slave_out[2] integral 8    'h78
# master_in_slave_out[3] integral 8    'h68
# -----
#

```

**Fig 4.7** slave\_tx values

Figure 4.6 and 4.7 shows the transaction data related to the master and slaves side.

#### 4.1.4 Check for master and slave converter data packets:

In the master and slave converter class the data coming from the req will convert into struct packet in from class and once the data driving and sampling done the data can be revert back to req using to\_class method.

```

#
# UVM_INFO ../../src/hvl_top/master//master_spi_seq_item_converter.sv(65) @ 120: reporter [master_seq_item_conv_class]
# output_conv_master_out_slave_in =
# '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
# 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
# 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
# 0, 0, 216, 184, 72, 88}

```

**Fig 4.8** converted data of master req

**Fig 4.9** converted data of slave req

#### **4.1.5 Check for data received from BFM:**

Once the data has been randomized and sent to master or slave BFM s. The master driver BFM will drive the mosi signal and samples the miso depending on configurations of master and similarly slave driver BFM will drive the miso signal and samples the mosi depending on configurations of slave.

The master driver BFM will print both the mosi signal which has been driven by the master and miso sampled data and similarly slave driver BFM will print both the miso signal which has been driven by the slave and mosi sampled data. At the end both the master BFM and slave BFM data has to be the same.

**Fig 4.10** master bfm struct data

**Fig 4.11** slave bfm struct data

---

The fig 4.10 and 4.11 shows the data with respect to mosi and miso signals of both master and slave end before converting back to req using to\_class converter.

```

#
#
# UVM_INFO ../../src/hvl_top/master//master_driver_proxy.sv(171) @ 1490: uvm_test_top.env_h.master_agent_h.master_drv_proxy_h
# [master_driver_proxy] Received packet from MASTER DRIVER BFM : ,
#
# -----
# Name          Type      Size  Value
# -----
# master_tx      master_tx -    @1506
# cs            integral  2     'b0
# master_out_slave_in[0] integral  8     'h58
# master_out_slave_in[1] integral  8     'h48
# master_out_slave_in[2] integral  8     'hb8
# master_out_slave_in[3] integral  8     'hd8
# master_in_slave_out[0] integral  8     'h20
# master_in_slave_out[1] integral  8     'hd8
# master_in_slave_out[2] integral  8     'h78
# master_in_slave_out[3] integral  8     'h68
# -----
#
#

```

**Fig 4.13 master\_driver\_bfm values**

```

#
#
# UVM_INFO ../../src/hvl_top/slave/slave_driver_proxy.sv(138) @ 1480: uvm_test_top.env_h.slave_agent_h[0].slave_drv_proxy_h
# [slave_driver_proxy] Received packet from SLAVE DRIVER BFM : ,
#
# -----
# Name          Type      Size  Value
# -----
# slave_tx       slave_tx -    @1481
# master_in_slave_out[0] integral  8     'h20
# master_in_slave_out[1] integral  8     'hd8
# master_in_slave_out[2] integral  8     'h78
# master_in_slave_out[3] integral  8     'h68
# master_out_slave_in[0] integral  8     'h58
# master_out_slave_in[1] integral  8     'h48
# master_out_slave_in[2] integral  8     'hb8
# master_out_slave_in[3] integral  8     'hd8
# -----
#
#

```

**Fig 4.14 slave\_driver\_bfm values**

Fig 4.13 and 4.14 shows the mosi and miso values from master and slave bfm driver after converting back to req.

#### 4.1.6 Check for data received from monitor BFM:

Once the data has been driven or sampled monitor will capture the data and it will print the driven and sampled data in the req form or transaction level

```

# UVM_INFO ../../src/hvl_top/master//master_monitor_proxy.sv(161) @ 1480: uvm_test_top.env_h.master_agent_h.master_mon_proxy_h
# [master_monitor_proxy] Received packet from MASTER MONITOR BFM : ,
#
# Name          Type      Size  Value
# -----
# master_tx      master_tx -    @1485
# cs            integral  2     'b0
# master_out_slave_in[0] integral  8     'h58
# master_out_slave_in[1] integral  8     'h48
# master_out_slave_in[2] integral  8     'hb8
# master_out_slave_in[3] integral  8     'hd8
# master_in_slave_out[0] integral  8     'h20
# master_in_slave_out[1] integral  8     'hd8
# master_in_slave_out[2] integral  8     'h78
# master_in_slave_out[3] integral  8     'h68
# -----
#

```

**Fig 4.15 master\_monitor values**

```

# 
#
# UVM_INFO ../../src/hvl_top/slave/slave_monitor_proxy.sv(257) @ 1480: uvm_test_top.env_h.slave_agent_h[0].slave_mon_proxy_h
# [slave_monitor_proxy] Received packet from SLAVE MONITOR BFM : ,
#
# Name          Type      Size  Value
# -----
# slave_tx       slave_tx  -    @1493
# master_in_slave_out[0] integral  8     'h20
# master_in_slave_out[1] integral  8     'hd8
# master_in_slave_out[2] integral  8     'h78
# master_in_slave_out[3] integral  8     'h68
# master_out_slave_in[0] integral  8     'h58
# master_out_slave_in[1] integral  8     'h48
# master_out_slave_in[2] integral  8     'hb8
# master_out_slave_in[3] integral  8     'hd8
# -----
#

```

**Fig 4.16 slave\_monitor values**

## 4.2 Scoreboard Checks:

And finally we have scoreboard checks which basically compares the mosi data of master with the mosi data of slave and similarly miso data of slave with the miso data of master

```

#
#
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(120) @ 1480: uvm_test_top.env_h.scoreboard_h
# [spi_scoreboard] Size of MOSI data from Master and Slave is equal
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(138) @ 1480: uvm_test_top.env_h.scoreboard_h
# [SB_MOSI_DATA_MATCH] Master MOSI[0] = 'h58 and Slave MOSI[0] = 'h58
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(138) @ 1480: uvm_test_top.env_h.scoreboard_h
# [SB_MOSI_DATA_MATCH] Master MOSI[1] = 'h48 and Slave MOSI[1] = 'h48
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(138) @ 1480: uvm_test_top.env_h.scoreboard_h
# [SB_MOSI_DATA_MATCH] Master MOSI[2] = 'hb8 and Slave MOSI[2] = 'hb8
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(138) @ 1480: uvm_test_top.env_h.scoreboard_h
# [SB_MOSI_DATA_MATCH] Master MOSI[3] = 'hd8 and Slave MOSI[3] = 'hd8
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(147) @ 1480: uvm_test_top.env_h.scoreboard_h
# [spi_scoreboard] Size of MISO data from Master and Slave is equal
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(165) @ 1480: uvm_test_top.env_h.scoreboard_h
# [SB_MISO_DATA_MATCH] Slave MISO[0] = 'h20 and Master MISO[0] = 'h20
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(165) @ 1480: uvm_test_top.env_h.scoreboard_h
# [SB_MISO_DATA_MATCH] Slave MISO[1] = 'hd8 and Master MISO[1] = 'hd8
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(165) @ 1480: uvm_test_top.env_h.scoreboard_h
# [SB_MISO_DATA_MATCH] Slave MISO[2] = 'h78 and Master MISO[2] = 'h78
# UVM_INFO ../../src/hvl_top/env/spi_scoreboard.sv(165) @ 1480: uvm_test_top.env_h.scoreboard_h
# [SB_MISO_DATA_MATCH] Slave MISO[3] = 'h68 and Master MISO[3] = 'h68
#
#

```

**Fig 4.16** scoreboard\_checks

### 4.3 Coverage Debug:

Coverage is a metric which basically tells how much percentage of verification has been done to the dut.

Go to the log file, Here it will get you the complete master and slave coverage for the particular test we are running.

```

#
#
# UVM_INFO ../../src/hvl_top/master//master_coverage.sv(198) @ 7010: uvm_test_top.env_h.master_agent_h.master_cov_h
# [master_coverage] Master Agent Coverage = 20.78 %
#

```

**Fig 4.17** coverage for master

```

#
#
# UVM_INFO ../../src/hvl_top/slave/slave_coverage.sv(242) @ 7010: uvm_test_top.env_h.slave_agent_h[0].slave_cov_h
# [slave_coverage] Slave Agent Coverage = 16.67 %
#

```

**Fig 4.18** coverage for slave

For individual bins checking goto the below html file  
 firefox spi\_simple\_fd\_32b\_test/html\_cov\_report/index.html &

Inside that check for covergroups in the coverage summary then check for the instance created for master and slave coverage

Covergroups Coverage Summary:						
Search: <input type="text"/>						
Covergroups/Instances	Total Bins	Hits	Misses	Hits %	Goal %	Coverage %
① <a href="#">/spi_slave_pkg::slave_coverage::slave_covergroup</a>	90	8	82	8.88%	16.66%	16.66%
② <a href="#">/spi_master_pkg::master_coverage::master_covergroup</a>	346	21	325	6.06%	20.77%	20.77%
③ <a href="#">work.spi_slave_pkg::slave_coverage::slave_covergroup</a>	90	8	82	8.88%	16.66%	16.66%
④ <a href="#">work.spi_master_pkg::master_coverage::master_covergroup</a>	346	21	325	6.06%	20.77%	20.77%

Fig 4.19 master and slave coverage

Covergroups/Instances	Total Bins	Hits	Misses	Hits %	Goal %	Coverage %
① Covergroup <a href="#">slave_covergroup</a>	90	8	82	8.88%	16.66%	16.66%
② Instance <a href="#">/spi_slave_pkg::slave_coverage::slave_covergroup</a>	90	8	82	8.88%	16.66%	16.66%

Fig 4.20 instance of cover group

Then click on the master covergroup instance to check the individual bins which are hit and missed. And here you can even check cross coverages between configuration modes, cs, delays, data widths, and baud rate.

CoverPoints	Total Bins	Hits	Misses	Hit %	Goal %	Coverage %
① <a href="#">BAUD_RATE_CP</a>	5	1	4	20.00%	20.00%	20.00%
② <a href="#">C2T_DELAY_CP</a>	4	1	3	25.00%	25.00%	25.00%
③ <a href="#">CS_CP</a>	1	1	0	100.00%	100.00%	100.00%
④ <a href="#">MISO_DATA_TRANSFER_CP</a>	6	1	5	16.66%	16.66%	16.66%
⑤ <a href="#">MOSI_DATA_TRANSFER_CP</a>	6	1	5	16.66%	16.66%	16.66%
⑥ <a href="#">OPERATION_MODE_CP</a>	4	1	3	25.00%	25.00%	25.00%
⑦ <a href="#">SHIFT_DIRECTION_CP</a>	2	1	1	50.00%	50.00%	50.00%
⑧ <a href="#">T2C_DELAY_CP</a>	4	1	3	25.00%	25.00%	25.00%
⑨ <a href="#">W_DELAY_CP</a>	4	1	3	25.00%	25.00%	25.00%

Fig 4.21 master\_coverage coverpoint

Figure 4.21 shows all the coverpoints included in master coverage

Crosses	Total Bins	Hits	Misses	Hit %	Goal %	Coverage %
① CS_CP_X_C2T_DELAY_CP_X_T2C_DELAY_CP_X_W_DELAY_CP	64	1	63	1.56%	1.56%	1.56%
① CS_CP_X_MOSI_DATA_TRANSFER_CP	6	1	5	16.66%	16.66%	16.66%
① CS_CP_X_OPERATION_MODE_CP	4	1	3	25.00%	25.00%	25.00%
① CS_CP_X_SHIFT_DIRECTION_CP	2	1	1	50.00%	50.00%	50.00%
① MOSI_DATA_TRANSFER_CP_X_BAUD_RATE_CP	30	1	29	3.33%	3.33%	3.33%
① MOSI_DATA_TRANSFER_CP_X_C2T_DELAY_CP_X_T2C_DELAY_CP	96	1	95	1.04%	1.04%	1.04%
① MOSI_DATA_TRANSFER_CP_X_OPERATION_MODE_CP	24	1	23	4.16%	4.16%	4.16%
① MOSI_DATA_TRANSFER_CP_X_SHIFT_DIRECTION_CP	12	1	11	8.33%	8.33%	8.33%
① MOSI_DATA_TRANSFER_CP_X_W_DELAY_CP	24	1	23	4.16%	4.16%	4.16%
① OPERATION_MODE_CP_X_C2T_DELAY_CP	16	1	15	6.25%	6.25%	6.25%
① OPERATION_MODE_CP_X_T2C_DELAY_CP	16	1	15	6.25%	6.25%	6.25%
① OPERATION_MODE_CP_X_W_DELAY_CP	16	1	15	6.25%	6.25%	6.25%

Fig 4.22 master\_coverage crosses coverpoints

Figure 4.22 shows all the cross coverpoints included in master coverage

If you click on the slave covergroup instance to check the individual bins which are hit and missed. And here you can even check cross coverages between configuration modes and shift directions and different data widths

CoverPoints	Total Bins	Hits	Misses	Hit %	Goal %	Coverage %
① MISO_DATA_TRANSFER_CP	6	1	5	16.66%	16.66%	16.66%
① MOSI_DATA_TRANSFER_CP	6	1	5	16.66%	16.66%	16.66%
① OPERATION_MODE_CP	4	1	3	25.00%	25.00%	25.00%
① SHIFT_DIRECTION_CP	2	1	1	50.00%	50.00%	50.00%

Fig 4.23 slave\_coverage coverpoint

Figure 4.23 shows all the coverpoints included in slave coverage

Crosses	Total Bins	Hits	Misses	Hit %	Goal %	Coverage %
① OPERATION_MODE_X_MASTER_IN_SLAVE_OUT	24	1	23	4.16%	4.16%	4.16%
① OPERATION_MODE_X_MASTER_OUT_SLAVE_IN	24	1	23	4.16%	4.16%	4.16%
① SHIFT_DIRECTION_X_MASTER_IN_SLAVE_OUT	12	1	11	8.33%	8.33%	8.33%
① SHIFT_DIRECTION_X_MASTER_OUT_SLAVE_IN	12	1	11	8.33%	8.33%	8.33%

Fig 4.24 slave\_coverage crosses coverpoints

---

Figure 4.24 shows all the cross coverpoints included in slave coverage

#### 4.4 Assertion Debug:

For the assertion debugging go to the assertion\_base\_test.log file

```
Testname: assertions_base_test
Log file path: assertions_base_test/assertions_base_test.log
Waveform: vsim -view assertions_base_test/waveform.wlf &
```

Fig 4.25 log file for assertion test

Inside the log file check for the assertion errors

```
# ** Error: Assertion error.
#   Time: 100 ns Started: 100 ns  Scope: tb_master_assertions.M_A.CPOL_1_CPHA_0_SIMPLE_SPI File:
#   ../../src/hdl_top/master_assertions.sv Line: 149 Expr: ~$stable(mosi0)
# ** Error: Assertion error.
#   Time: 120 ns Started: 120 ns  Scope: tb_slave_assertions.slave_assertions_h.CPOL_0_CPHA_0_SIMPLE_SPI File:
#   ../../src/hdl_top/slave_assertions.sv Line: 176 Expr: $stable(mosi0)
# ** Error: Assertion error.
#   Time: 140 ns Started: 140 ns  Scope: tb_master_assertions.M_A.CPOL_1_CPHA_0_SIMPLE_SPI File:
#   ../../src/hdl_top/master_assertions.sv Line: 149 Expr: ~$stable(miso0)
# ** Error: Assertion error.
#   Time: 140 ns Started: 140 ns  Scope: tb_slave_assertions.slave_assertions_h.CPOL_0_CPHA_0_SIMPLE_SPI File:
#   ../../src/hdl_top/slave_assertions.sv Line: 176 Expr: $stable(miso0)
# ** Error: Assertion error.
#   Time: 160 ns Started: 160 ns  Scope: tb_slave_assertions.slave_assertions_h.CPOL_0_CPHA_0_SIMPLE_SPI File:
#   ../../src/hdl_top/slave_assertions.sv Line: 176 Expr: $stable(miso0)
# ** Error: Assertion error.
#   Time: 180 ns Started: 180 ns  Scope: tb_master_assertions.M_A.CPOL_1_CPHA_0_SIMPLE_SPI File:
#   ../../src/hdl_top/master_assertions.sv Line: 149 Expr: ~$stable(mosi0)
```

Fig 4.26 Assertion errors

Figure 4.26 shows the time stamp and the expression where the assertion errors are occurring.

```

property mode_of_cfg_cpol_1_cpha_0(logic mosi_local,logic miso_local);
  @(posedge sclk) disable iff(!areset)
    cpol==1 && cpha==0 |-> $stable(mosi_local) && $stable(miso_local);
endproperty: mode_of_cfg_cpol_1_cpha_0
`ifndef SIMPLE_SPI
  CPOL_1_CPHA_0_SIMPLE_SPI: assert property (mode_of_cfg_cpol_1_cpha_0(mosi0,miso0));
`endif

```

**Fig 4.27 Assertion property(1)**

Figure 4.27 shows the assertion property where it was trying to check the mosi and miso data is stable are unstable at every posedge of sclk

```

property mode_of_cfg_cpol_1_cpha_0(logic mosi_local,logic miso_local);
  @(posedge sclk) disable iff(!areset)
    cpol==1 && cpha==0 |-> !$isunknown(mosi_local) && !$isunknown(miso_local);
endproperty: mode_of_cfg_cpol_1_cpha_0
`ifndef SIMPLE_SPI
  CPOL_1_CPHA_0_SIMPLE_SPI: assert property (mode_of_cfg_cpol_1_cpha_0(mosi0,miso0));
`endif

```

**Fig 4.28 Assertion property(2)**

Figure 4.28 shows the assertion property where it was trying to check the mosi and miso data is unknown are not at every posedge of sclk



**Fig 4.29 Assertion pass waveform**

Fig. 4.29 shows the assertion waveform for the property shown in fig 4.28


## 4.5 Waveform Viewer



**Fig 4.30** wave form for 32 bit full duplex test with initial conditions

The figure 4.30 shows the waveform for 32 bit full duplex mode with all the required signals such as mosi0, miso0, sclk, chip select(cs), and reset.

1. In the waveform, initially check for the generation of the system clock(pclk), after every 10ns it will be toggled. Once the pclk is done check for the reset condition(Active low reset) if the reset is low the other signals such as sclk, mosi, miso and chip select should be in an unknown state.
2. Once the reset is high at the next posedge of pclk the cs and sclk should be in idle state.




**Fig 4.31** wave form for 32 bit full duplex test with c2tdelay

3. After the idle state is completed, chip select will go low and sclk still remains as cpol. Since c2t delay is 1 and baud rate is 2 the sclk will generate after 2 clock cycles of pclk.
4. Once sclk generates, at every posedge of sclk mosi data will be driven onto the mosi signal which sends data to the slave mosi. And miso will be sampled at the negedge of the sclk.



**Fig 4.32** wave form for 32 bit full duplex test with all the delays

5. After completion of driving and sampling all the mosi and miso bits there should be a delay of 2 pclk between the sclk and next chip select(T2c delay = 1). Once the transaction completes chip select goes high for 2 clk cycles of pclk(wdelay = 1) then the next transaction will start.



**Fig 4.33** wave form for 32bit data transfer(1st transaction)

Fig 4.33 shows the waveform for whole 32 bit full duplex transfer with c2t\_delay and cpha\_0 and cpol\_0 configurations.



**Fig 4.34** wave form for 32bit data transfer(2nd transaction)

**Fig 4.34** shows the waveform for the 2nd transaction with a whole 32 bit full duplex transfer.

---

## Chapter 5

# References

<https://github.com/git-guides/install-git>