

•, f „ - (IT & CS) ... €

(†) ... ^ % Š < €• €€

Ž.-4 €• ‘ ’ • • „ ‘

(Mini Processor Datapath Implementation using Logisim Evolution)

“” 1447 / • 2026	: •
—€— • ^ ~™	:Š — % †)
„ f€ œ / € œ •	: Ž €Ÿ Ž

< Ğ• Ğ .1

.(Decoder) (Control Unit) (Registers) ĩ • , f „ ...††
 ^ % Š<Ğ (ALU) •Ğ† Ž † • ĩ .Logisim Evolution • ‘ f ’ “ ” -4 , ‘ • ’ (Mini
 Processor Datapath) -† — Š • ’ , ‘ Š ™† f Š > Ž<“ ĩŠ ’ Ğ • ’ Ž • ĨĞ ^ % ĩŽ Ğ ĞĚ

• ĩ ™ Ğ • .2

.(AND, OR, XOR, ADD, SUB) “ “ „ Ğ† , • ’ ĩ † : (ALU) •Ğ† Ž □
 .(Clock) ¥Ĩ† † • Ĩ† ĩ • Result Register , Š > ĩ • Register B Register A Š % : (Registers) , Š “ □
 .ALU Ğ , Š “ Š -% (Control Signals) ~Ğ , Š ^a (“ -3 • ’) Opcode ^a Šĩ< : (Decoder) (Control
 Unit) □

• ĞŠ £ € — □% .3

(Full Adder) ¥ ; ĞŠ % 3.1

:—Ž Š “ “ „ Ğ† , <<Ğ ’

$$\text{Sum} = A \oplus B \oplus \text{Cin}$$

$$\text{Cout} = (A \cdot B) + (\text{Cin} \cdot (A \oplus B))$$

Cout	Sum	Cin	B	A
0	0	0	0	0
0	1	0	0	1
0	1	0	1	0
1	0	0	1	1
0	1	1	0	0
1	0	1	0	1
1	0	1	1	0
1	1	1	1	1

٧, .

Opcode % £ € .4

:~ £ Š a • (Multiplexer) - > ‡ - a Ȳ • (Decoder 3:8)

Ȳ £ ® Opcode a

ŠȲ

.. © aȲȲ	Sub a£-ȲȲ	RegWrite	ALU_Sel %	(Operation)	Opcode %
" § " £ AND •	0	1	000	AND	000
" § " £ OR •	0	1	001	OR	001
(Š °) £ XOR •	0	1	010	XOR	010
(A + B) " -4 -‡ - ®	0	1	011	ADD	011
(A - B) ‡ - - Ȳ 2	1	1	100	SUB	100
(RESERVED) ° • 3	0	0	101	NOP	101
(RESERVED) ° • 3	0	0	110	NOP	110
(RESERVED) ° • 3	0	0	111	NOP	111

†£™

^


Logisim Evolution

'

—« .5

(Full Adder Subcircuit) ¥ | ↗« 5.1

Full Adder Circuit Schema (دائرة الجمع الكامل)



(Registers Block) - „ ^ ' 5.2

4-Bit Register Architecture (تصميم المسجلات)



6 4 1


$$\frac{1}{2} \cdot 0 \quad \text{€} \quad 0 \text{ " } : \text{¢} \quad a \mid \mu \in \text{ } ^{3/4} \quad 1 \quad : \text{œ}$$

$$\frac{1}{2} \cdot 0 \quad \text{€} \quad 0 \text{ " } : \text{¢} \quad a \mid \mu \in \text{ } ^{3/4} \quad 1 \quad : \text{œ}$$
$$\frac{1}{2} \cdot 0 \quad \text{€} \quad 0 \text{ " } : \text{¢} \quad a \mid \mu \in \text{ } ^{3/4} \quad 1 \quad : \text{œ}$$

$$\frac{1}{2} \cdot 0 \quad \text{€} \quad 0 \text{ " } : \text{¢} \quad a \mid \mu \in \text{ } ^{3/4} \quad 1 \quad : \text{œ}$$
$$\frac{1}{2} \cdot 0 \quad \text{€} \quad 0 \text{ " } : \text{¢} \quad a \mid \mu \in \text{ } ^{3/4} \quad 1 \quad : \text{œ}$$



(Mini Processor Datapath) 5.6

Mini Processor Datapath System (المخطط الشامل للمشروع)



(Logisim Evolution) 5.7

LED, ALU, Logisim Evolution, 5.7



(Execution Cycle) ħ • ±™ % ¥•• -² .6

- .Register B Register A — ħ• • ¥ŷ Š ’ Input B Input A , Š> •ŷ : (Fetch & Load) , ‘ ŷ Š .1
- .RegWrite Š ’ - > ‡ ¹®< ŷ“ ‡ Šª Decoder Š ‡ (“• 011 Š,) Opcode æ< Š> ħ: (Decode) „ª .2
- .Carry Flags Zero , Šª “ ‡ MUX Š •ħ ħ‡ ± • ’ ALU ħ μ “ : (ALU (Execute ħ ħ ‡ .3
- . ħ‡,ª % ŷ ħ ’ Result Register — ħ‡ “ ‡ ħ• • ¥ŷ‡ °< : (Write Back) —ħ‡ ħ• .4

3 □ « .7

- . ,ħ , “ ’ ħŠ ’ • ®°< ‘ ° ħ , ¥ŷ“ —, • Opcode f ® — æ ħ‡
- „ “ ~ °»‡ “ “ Logisim Evolution • ‘ • ŽŠ “ ” ŷ±.° ¬ “‡ ” -4 -† —“ ’ , ‘ ŷ Š Šŷ>™‡
- 1 < ¼ Š¥