# SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection


Michael B. Sullivan, Siva Kumar Sastry Hari, Brian Zimmer, Timothy Tsai, Stephen W. Keckler NVIDIA

#### Introduction

Compute-class GPUs use error-correcting codes (ECC) for storage and transmission, but leave the arithmetic pipelines unprotected.


Intra-thread instruction duplication is effective at lowering the overall GPU silent data corruption rate, but it comes with steep performance and power costs.

#### Intra-Thread Instruction Duplication:



#### Results: Resilience

SwapCodes works with any register file error detecting code.




Using gate-level fault injection, we see that SwapCodes detects more than 98.8% of pipeline errors with a SEC-DED (TED) code and more than 99.3% with an equal-redundancy residue code.

#### SwapCodes

**SwapCodes** is a family of hardware-software cooperative techniques to *accelerate intra-thread instruction duplication*.


SwapCodes duplicates instructions in the compiler, using a modified ISA to write the full output register with the first instruction but *only the ECC check-bits with the second*.



Thus, any single pipeline error will corrupt only the data-bits or only the check-bits of a register, allowing the ECC decoder to detect pipeline errors.

#### Swap-Predict


We also describe **Swap-Predict**, where operation-specific ECC prediction circuits can avoid the need to duplicate the most common operations.



Unlike concurrent checking, this is an optimization---we need not predict all operations!

#### Preserving Single-Bit Error Correction

We describe two schemes to preserve storage correction without miscorrection risk for single-bit pipeline errors. These schemes use minor changes to the error reporting architecture, with no ECC decoder changes.



Methodology:

We use a modified compiler pass


and run on an NVIDIA Tesla

#### Results: Performance

SwapCodes roughly halves the slowdown of instruction duplication on average (49% vs 21% mean slowdown). The most performant Swap-Predict variant (Pre-MAD) incurs just 15% mean slowdown over the un-duplicated program.

# Results: Energy

SwapCodes' energy benefit is directly proportional to its performance improvement.



## Hardware Changes

Hardware-software cooperative with modest hardware support:

TABLE: The Swap-ECC hardware and software changes.

Structure/Program	Swap-ECC Changes
Backend Compiler	Add an intra-thread duplication pass.
Backend Compiler	Swap-ECC-aware scheduling.
ISA Meta-Data	Add a 1b data write enable.
Register File	Add a data write enable and muxes for move propagation.
Error Reporting (Storage Correction)	Augmented error reporting to separate storage from pipeline errors.


We evaluate these additions in a 16nm industrial library and show their area overheads to be nominal.

### Alternative Techniques

SwapCodes improves intra-thread instruction duplication. There are other viable baselines, but none of them are as complete and programmer-transparent:

	High Level Duplication	Thread <b>Duplication</b>	Instruction <b>Duplication</b>	Concurrent Checking	SwapCodes
Transparent	No	No	Yes	Yes	Yes
H/W Changes	None	None	None	Many	Few
Perf. Overhead	High	High	Medium—High	None—Low	Low
Major Issue	Memory & Perf.	Threads & Perf.	Performance	Scope & Complexity	None?

In addition, our experiments indicate that thread duplication is not as performant as instruction duplication:



# Advantages

SwapCodes reuses the existing register file ECC decoder to detect pipeline errors.

The design of SwapCodes is simple. It introduces:

- No new buffers or per-thread state
- No changes to the ECC decoders

The performance advantages of SwapCodes come from eliminating the need to duplicate the register space, and from eliminating any explicit checking instructions. For example:




Fig. 3: An example of intra-thread duplication and Swap-ECC.