# CSE 331 Final Project - MiniMIPS Design

# Muhammed Bedir ULUCAY 1901042697

I try to do everything in the homework, there is no missing part that I can notice.

## Mips Register:

```
# time = 10000 write_signal= 1 clk = 0
# time = 110 write signal= 1 clk = 1
                                        010 => R1 = 0000001111111111111111111111000010
 011 => R2 = 00011111111111111111111111001000011
 001 => R2 = 00001111111111111111111111100000001
                                        111 \Rightarrow W = 0000000000000000000000000000111
                                      # time = 10010 write_signal= 1 clk = 1
# time = 1000 write signal= 1 clk = 0
                                        010 => R1 = 0000001111111111111111111111000010
 011 => R2 = 00011111111111111111111111001000011
 001 => R2 = 0000111111111111111111111100000001
                                        111 \Rightarrow W = 0000000000000000000000000000111
                                       # time = 111000 write_signal= 1 clk = 0
# time = 11010 write_signal= 1 clk = 1
                                         011 => R1 = 00011111111111111111111111001000011
                                         101 => R2 = 111100000000111100001111111110101
  100 => R2 = 0001111111111111111111111000000100
                                         101 \implies W = 111100000000111100001111111110101
                                        time = 111010 write signal= 1 clk = 1
 time = 11100 write signal= 1 clk = 0
                                         011 => R1 = 00011111111111111111111111001000011
                                         101 => R2 = 111100000000111100001111111110101
  100 => R2 = 0001111111111111111111111000000100
                                         101 => W = 111100000000111100001111111110101
      4
                                              5
      000011111111111111111111100000001
                                         5
                                              00001111111111111111111111100000001
      000000111111111111111111111000010
 6
                                         6
                                              000000111111111111111111111000010
 7
      000111111111111111111111001000011
                                              000111111111111111111111001000011
      000111111111111111111111000000100
 8
                                              11111111111111110000000000000000000
                                         8
 9
      111111111111111111111111111111111111
                                         9
                                              1111000000001111100001111111110101
10
      0000000111111111111111111111000110
                                        10
                                              00000000000000000000000000000110
      000000111111111111111111111111
11
                                        11
                                              00000000000000000000000000000111
12
                                        12
```

Before After

# Mips Memory:

```
read = 1 write = 0 C = 0
                            read = 0 write = 1 C = 1
 W => 1111111111111111111111111111111001
read = 1 write = 0 C = 1
                            read = 0 write = 1 C = 0
 R => xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 W => 11111111111111111111111111111111001
                             => 11111111111111111111111111111111111001
# time = 101110 address = 000000000000000000000000000111
read = 0 write = 1 C = 0
                            read = 1 write = 0 C = 0
W => 1111111111111111111111111100000010
# time = 110000 address = 0000000000000000000000000000111
read = 0 write = 1 C = 1
                            read = 1 write = 0 C = 1
                            R => xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                             => 1111111111111111111111111100000010
```

```
read = 0 write = 1 C = 1
 W => 1111111111111111111111111100000010
 read = 0 write = 1 C = 0
 => 11111111111111111111111111100000010
4
   5
6
   1111111111111111111111111100000010
7
   8
   9
   11111111111111111111111111111111001
   00000000000000000000000000000110
10
11
   12
13
   14
   15
   000000000000000000000000000000110
16
   000000000000000000000000000001100
17
   000000000000000000000000000001101
18
   00000000000000000000000000001110
   00000000000000000000000000001111
19
20
   21
   22
   23
   00000000000000000000000000000011
24
   25
   0000000000000000000000000000010101
   0000000000000000000000000000010110
26
27
   000000000000000000000000000010111
   00000000000000000000000000011000
28
29
   000000000000000000000000000011001
```

After

```
5
   1111111111111111111111111100000010
6
7
   00000000000000000000000000000011
   8
9
   10
   11
12
   13
   14
   00000000000000000000000000000110
15
   000000000000000000000000000001100
16
17
   000000000000000000000000000001101
18
   00000000000000000000000000001110
19
   00000000000000000000000000001111
20
   21
   22
   23
   0000000000000000000000000000010011
   24
25
   0000000000000000000000000000010101
26
   0000000000000000000000000000010110
27
   0000000000000000000000000000010111
28
   000000000000000000000000000011000
   00000000000000000000000000011001
29
```

Before

Instruction Memory:

```
2
                                                         0000001010100001 // add $4 $1 $2
                                                     3
                                                         0000101001010010 // sub $2 $5 $1
                                                         0101011101000001 // beq $5 $3
MM 21> step -current
time = 101 clk = 1 address = 000000000000000000000000000 inst = 0000010100001000
                                                     5
                                                         0110100011000001 // bne
                                                                              $3 $4
                                                         0000111110100011 // xor $4 $7 $6
                                                     6
0000100001010100 // nor $2 $4 $1
0000110011111101 // or $7 $6 $3
                                                     8
                                                    9
                                                         0001010001001001 // addi $1 $2
0010101100010110
                                                                       // andi $4 $5
                                                    10
0011011111010010 // ori $7 $3
                                                         0100010110001100 // nori $6 $2
                                                    12
0101101110000001 // beq $6 $5
                                                    13
time = 100011 clk = 1 address = 000000000000000000000000011 inst = 0000101001010010
                                                         0110001010000001 // bne
                                                    14
                                                                              $2 $1
time = 101000 clk = 0 address = 0000000000000000000000000011 inst = 000010100101010
                                                    15
                                                         0111010011110011 // slti $3 $2
                                                         1000011101001101 // lw
                                                                              $5 $3
                                                    16
17
                                                         1001100001000111 // sw
                                                                              $1.54
                                                         0000001010101000 // and $5 $1 $2
18
                                                         0000011110000001 // add $0 $3 $6
                                                    19
time = 110111 clk = 1 address = 000000000000000000000000011 inst = 0110100011000001
                                                         0000101111001010 // sub $1 $5 $7
                                                    20
time = 111100 clk = 0 address = 00000000000000000000000101 inst = 0110100011000001
                                                         0000101001010011 // xor $2 $5 $1
                                                    21
                                                    22
                                                         0000110010011100 // nor $3 $6 $2
0000101111110101 // or $6 $5 $7
                                                    23
24
                                                         0001010001010011 // addi $1 $2
                                                    25
                                                         0010011010100010 // andi $2 $3
time = 1001011 clk = 1 address = 000000000000000000000000111 inst = 0000100001010100
                                                         0011100110001111 // ori $6 $4
                                                    26
time = 1010000 clk = 0 address = 0000000000000000000000111 inst = 000010000101010
                                                         0100111001101010 // nori $1 $7
                                                    27
                                                         0111101111001010 // slti $7 $5
28
                                                    29
                                                         1000011010001011 // lw
                                                                              S2 S3
time = 1011010 clk = 0 address = 000000000000000000000000000000 inst = 0000110011111101
                                                    30
                                                         1001100101000011 // sw
                                                                              $5 $4
time = 1011111 clk = 1 address = 0000000000000000000000001001 inst = 00010100010010
                                                    31
```

0000010100001000 // and \$1 \$2 \$4

## Main Control:

```
# time = 0 Opcode = 0000 AluOp = 000 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 0 MemRead = 0 MemWrite = 0 RegWrite = 1 RegDst = 1 MemtoReg = 0 # time = 10 Opcode = 0010 AluOp = 001 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 1 MemRead = 0 MemWrite = 0 RegWrite = 1 RegDst = 0 MemtoReg = 0 # time = 20 Opcode = 0010 AluOp = 010 branch = 0 branchnot = 0 imm_type = 1 AluSrc = 1 MemRead = 0 MemWrite = 0 RegWrite = 1 RegDst = 0 MemtoReg = 0 # time = 30 Opcode = 0010 AluOp = 011 branch = 0 branchnot = 0 imm_type = 1 AluSrc = 1 MemRead = 0 MemWrite = 0 RegWrite = 1 RegDst = 0 MemtoReg = 0 # time = 40 Opcode = 0100 AluOp = 100 branch = 0 branchnot = 0 imm_type = 1 AluSrc = 1 MemRead = 0 MemWrite = 0 RegWrite = 1 RegDst = 0 MemtoReg = 0 # time = 50 Opcode = 0101 AluOp = 101 branch = 1 branchnot = 0 imm_type = 0 AluSrc = 0 MemRead = 0 MemWrite = 0 RegWrite = 0 RegDst = 0 MemtoReg = 0 # time = 60 Opcode = 0110 AluOp = 101 branch = 0 branchnot = 1 imm_type = 0 AluSrc = 0 MemRead = 0 MemWrite = 0 RegWrite = 0 RegDst = 0 MemtoReg = 0 # time = 70 Opcode = 0111 AluOp = 101 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 1 MemRead = 0 MemWrite = 0 RegWrite = 1 RegDst = 0 MemtoReg = 0 # time = 70 Opcode = 0101 AluOp = 111 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 1 MemRead = 0 MemWrite = 0 RegWrite = 1 RegDst = 0 MemtoReg = 0 # time = 80 Opcode = 1000 AluOp = 111 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 1 MemRead = 1 MemWrite = 0 RegWrite = 1 RegDst = 0 MemtoReg = 0 # time = 90 Opcode = 1001 AluOp = 111 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 1 MemRead = 0 MemWrite = 1 RegWrite = 0 RegDst = 0 MemtoReg = 0 # time = 90 Opcode = 1001 AluOp = 111 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 1 MemRead = 0 MemWrite = 1 RegDst = 0 MemtoReg = 0 # time = 90 Opcode = 1001 AluOp = 111 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 1 MemRead = 0 MemWrite = 1 RegDst = 0 RegWrite = 1 RegDst = 0 MemtoReg = 0 # time = 90 Opcode = 1001 AluOp = 111 branch = 0 branchnot = 0 imm_type = 0 AluSrc = 1 MemRead = 0 MemWrite = 1
```

# Alu Control:

```
# time = 0 op = 000 func = 000 ctr = 110
# time = 10 op = 000 func = 001 ctr = 000
# time = 20 op = 000 func = 010 ctr = 010
# time = 30 op = 000 func = 011 ctr = 001
# time = 40 op = 000 func = 101 ctr = 101
# time = 50 op = 000 func = 101 ctr = 111
# time = 60 op = 001 func = 101 ctr = 111
# time = 70 op = 010 func = 101 ctr = 110
# time = 80 op = 011 func = 101 ctr = 111
# time = 90 op = 100 func = 101 ctr = 101
# time = 100 op = 101 func = 101 ctr = 101
# time = 100 op = 101 func = 101 ctr = 101
# time = 110 op = 110 func = 101 ctr = 010
# time = 120 op = 111 func = 101 ctr = 000
```

# Sign Extend:

## Zero Extend:

#### Instruction Decoder:

```
VSIM 4> step -current

# instruction = 0000001010100001 opcode = 0000 rs = 001 rt = 010 rd = 100 func = 001 imm = 100001

# instruction = 000001010001001000 opcode = 0000 rs = 010 rt = 100 rd = 001 func = 000 imm = 001000

# instruction = 0001010001001001001 opcode = 0001 rs = 010 rt = 001 rd = 001 func = 001 imm = 001001

# instruction = 001001111001011 opcode = 0010 rs = 011 rt = 110 rd = 010 func = 101 imm = 01001
```

## Branch:

# Results:

## And - Xor - Nor - Or:

```
4
    5
                        6
                        7
    00000000000000000000000000000011
                        111111111111111111111111111111111001
 8
    9
                        00000000000000000000000000000110
 10
                        00000000000000000000000000000111
 11
    000000000000000000000000000000111
                        00000000000000000000000000000111
// and $1 $2 $4
# pc = 1 instruction = 0000111110100011 Opcode = 0000 aluctr = 001
 VSIM 8> run
                                     // xor $4 $7 $6
# pc = 10 instruction = 0000100001010100 Opcode = 0000 aluctr = 101
 // or $7 $6 $3
pc = 11 instruction = 0000110011111101 Opcode = 0000 aluctr = 111
 N1 = 00000000000000000000000000000110 N2 = 000000000000000000000011 result = 000000000000000000000000111
                                     // nor $2 $4 $1
// and $5 $1 $2
# pc = 101 instruction = 0000101001010011 Opcode = 0000 aluctr = 001
 // xor $2 $5 $1
// nor $3 $6 $2
// or $6 $5 $7
```

## Add - Sub:

```
4
    111111111111111111111111111111111111
    5
                            6
                            00000000000000000000000000000011
 7
    00000000000000000000000000000011
                            00000000000000000000000000000011
    8
                            9
    00000000000000000000000000000110
    0000000000000000000000000000110
 10
                            00000000000000000000000000000111
    00000000000000000000000000000111
 11
 // add $4 $1 $2
// add $0 $3 $4
# pc = 11 instruction = 0000101111001010 Opcode = 0000 aluctr = 010
# N1 = 000000000000000000000000000101 N2 = 00000000000000000000000011 result = 1111111111111111111111111111111 /// sub $1 $5 $7
```

## Andi - Nori - Ori :

```
1111111111111111111111111111000100
              6
              0000000000000000000000000000011
  00000000000000000000000000000011
  8
              00000000000000000000000000001111
  00000000000000000000000000000110
10
              0000000000000000000000000000010011
  0000000000000000000000000000111
// nori $6 $2 imm
```

// andi \$2 \$3 imm

// ori \$6 \$4 imm

# Addi - Slti:

```
// addi $1 $2
// slti $7 $5
// addi $1 $2
# pc = 11 instruction = 0111110011010011 Opcode = 0111 aluctr = 100
Lw - Sw:
                    000000000000000000000000000001110
   6
                    00000000000000000000000000000011
   0000000000000000000000000000011
 7
                    8
                    9
   00000000000000000000000000000110
   00000000000000000000000000000110
10
                     00000000000000000000000000000111
11
   00000000000000000000000000000111
# pc = 0 instruction = 1000011101001101 Opcode = 1000 aluctr = 000
VSIM 8> run
Beq - Bne:
 4
   5
   6
   7
   0000000000000000000000000000011
 8
   9
   0000000000000000000000000000110
10
   00000000000000000000000000000111
11
 0101011100000011 // beq $5 $3
 0110100011000101 // bne $3 $4
 0000111110100011 // xor $4 $7 $6
 0000100001010100 // nor $2 $4 $1
 0000110011111101 // or $7 $6 $3
         // addi $1 $2
 0001010001001001
 0010101100010110 // andi $4 $5
 0011011111010010 // ori $7 $3
```

imm = 000011

0100010110001100 // nori \$6 \$2

```
# pc = 0 instruction = xxxxxxxxxxxxxxxx Opcode = xxxx aluctr = xxx
 # pc = 0 instruction = 0101011101000011 Opcode = 0101 aluctr = 010 👂 🖒 🖰
# N1 = 0000000000000000000000000000001 N2 = 0000000000000000000000000101 result = 1111111111111111111111111111
run
# pc = 1 instruction = 0110100011000101 Opcode = 0110 aluctr = 010
 run
# pc = 111 instruction = 0110100011000101 Opcode = 0110 aluctr = 010
 # pc = 111 instruction = 0011011111010010 Opcode = 0011 aluctr = 111
 N1 = 000000000000000000000000000011 N2 = 0000000000000000000001010 result = 0000000000000000000000000111
VSIM 11> run
# pc = 1000 instruction = 0100010110001100 Opcode = 0100 aluctr = 101
 01101001000000101 // bne $4 $4
  0101100100000011 // beg $4 $4
  0000111110100011 // xor $4 $7 $6
  0000100001010100 // nor $2 $4 $1
  0000110011111101 // or $7 $6 $3
  0001010001001001 // addi $1 $2
  0010101100010110 // andi $4 $5
  0011011111010010 // ori $7 $3
  0100010110001100 // nori $6 $2
# pc = 0 instruction = xxxxxxxxxxxxxxxx Opcode = xxxx aluctr = xxx
 # pc = 0 instruction = 0110100100000101 Opcode = 0110 aluctr = 010 bne
run
# pc = 1 instruction = 0101100100000011 Opcode = 0101 aluctr = 010
 VSIM 7> run
# pc = [10] instruction = 0101100100000011 Opcode = 0101 aluctr = 010
 # pc = 101 instruction = 0001010001001001 Opcode = 0001 aluctr = 000
```