



Dot Matrix LCD Driver

- Support up to 65×168 Display
- Built-in Power Supply Circuit for LCD

■ OVERVIEW

The 1575 series is a 1-chip dot matrix liquid crystal driver that can be connected to the bus of a microcomputer. It stores the 8-bit parallel or serial display data sent from the microcomputer in the built-in display data RAM and generates liquid crystal drive signals independently of the microcomputer. Since it incorporates 65×200 bits of the display data RAM and the one-dot pixel of the liquid crystal panel and one bit of the built-in RAM have a one-to-one correspondence, it enables display with the high degree of freedom.

The SED1575 series incorporates 65 circuits of the common output and 168 circuits of the segment output and can display 65×168 dots (capable of displaying 10 columns \times 4 rows of a 16×16 dot kanji font) using the single chip. The SED1577 Series incorporates 33 circuits of the common output and 200 circuits of the segment output and can display 33×200 dots (capable of displaying 12 columns \times 2 rows of a 16×16 dot kanji font). It can also expand the display capacity by using the two chips for the master and slave configuration.

Since the read/write operation of the display data RAM does not require external operation clocks, the SED1575 series can be operated with the minimum current consumption. Since it also incorporates a liquid crystal drive power supply with low current consumption, liquid crystal drive power supply voltage adjusting resistor, and display clock CR oscillator circuit, it can provide a display system for high performance handy equipment with the minimum current consumption and the minimum parts configuration.

■ FEATURES

Direct display of RAM data using the display data RAM

RAM bit data "1" goes on.

"0" goes off (at display normal rotation).

RAM capacity

 $65 \times 200 = 13,000$ bits

Liquid crystal drive circuit

The SED1575 Series

65 circuits for the common output and 168 circuits for the segment output

The SED1577 Series

33 circuits for the common output and 200 circuits for the segment output

- High-speed 8-bit MPU interface (Both the 80 and 68 series MPUs can directly be connected.)/serial interface enabled
- Abundant command functions

Display Data Read/Write, Display ON/OFF, Display Normal Rotation/Reversal, Page Address Set, Display Start Line Set, column address set, Status Read, Power Supply Save Display All Lighting ON/OFF, LCD Bias Set, Read Modify Write, Segment Driver Direction Select, Electronic Control, V5 Voltage Adjusting Built-in Resistance Ratio Set, Static Indicator, n Line Alternating Current Reversal Drive, Common Output State Selection, and Built-in Oscillator Circuit ON

- Built-in static drive circuit for indicators (One set, blinking speed variable)
- Built-in power supply circuit for low power supply liquid crystal drive
 Booster circuit (Boosting magnification double, triple, quadruple, boosting reference power supply external input enabled)
- 3% high accuracy alternating current voltage adjusting circuit (Temperature gradient: -0.05%/°C)
 Built-in V5 voltage adjusting resistor, built-in V1 to V4 voltage generation split resistors, built-in electronic control function, and voltage follower
- Built-in CR oscillator circuit (external clock input enabled)
- Ultra-low power consumption
- Power supplies

Logic power supply: VDD - VSS = 2.4 to 3.6 V (SED1575D3B, SED1577D3B)

VDD - VSS = 3.6 to 5.5 V

(SED1575D0B, SED1577D0B)

Boosting reference power supply: VDD – VSS = 1.8 to 6.0 V


Liquid crystal drive power supply: $V_5 - V_{DD} = -4.5$ to -18.0 V (SED1575***)-4.5 to -16.0 V (SED1577***)

- Wide operating temperature range -40 to 85°C
- CMOS process
- Shipping forms : Bare chip, TCP
- No light-resistant and radiation-resistant design are provided.

Series Specification


Product name	Voltage [V]	Duty	Bias	SEG Dr	COM Dr	VREG temperature gradient	Shipping form
SED1575D0B	−3.6 to −5.5	1/65	1/9, 1/7	168	65	−0.05%/°C	Bare chip
SED1575D3B	−2.4 to −3.6	1/65	1/9, 1/7	168	65	−0.05%/°C	Bare chip
SED1575T0A	−3.6 to −5.5	1/65	1/9, 1/7	168	65	−0.05%/°C	TCP
SED1575T3A	−2.4 to −3.6	1/65	1/9, 1/7	168	65	−0.05%/°C	TCP
SED1577D0B	−3.6 to −5.5	1/33	1/6, 1/5	200	33	−0.05%/°C	Bare chip
SED1577D3B	−2.4 to −3.6	1/33	1/6, 1/5	200	33	−0.05%/°C	Bare chip
SED1577T0*	−3.6 to −5.5	1/33	1/6, 1/5	200	33	−0.05%/°C	TCP
SED1577T3*	−2.4 to −3.6	1/33	1/6, 1/5	200	33	−0.05%/°C	TCP

■ BLOCK DIAGRAM



■ PIN ASSIGNMENT

Chip Specification



	Item	.,	Size		Unit
		Х		Υ	
Chip size		13.30	×	2.81	mm
Chip thickne	ss		0.625		mm
Bump pitch			71 (Min.))	μm
Bump size	PAD No.1 to 93	85	×	85	μm
	PAD No.94	85	×	73	μm
	PAD No.95 to 127	85	×	47	μm
	PAD No.128	85	×	73	μm
	PAD No.129	73	×	85	μm
	PAD No.130 to 301	47	×	85	μm
	PAD No.302	73	×	85	μm
	PAD No.303	86	×	73	μm
	PAD No.304 to 336	85	×	47	μm
	PAD No.337	85	×	73	μm
Bump heigh	t		17 (Typ.))	μm

■ PIN DESCRIPTION

● Power Supply Pin

Pin name	I/O	Description							
VDD	Power supply	Commonly used with the MPU power supply pin Vcc.	12						
Vss	Power supply	0 V pin connected to the system ground (GND)	9						
Vss2	Power supply	Boosting circuit reference power supply for liquid crystal drive	5						
VRS	Power supply	External input pin for liquid crystal power supply voltage adjusting circuit They are set to OPEN	2						
V1, V2 V3, V4 V5	Power supply	Multi-level power supply for liquid crystal drive. The voltage specified according to liquid crystal cells is impedance-converted by a split resistor or operation amplifier (OP amp) and applied. The potential needs to be specified based on VDD to establish the relationship of dimensions shown below:	10						
		VDD (=V0) \geq V1 \geq V2 \geq V3 \geq V4 \geq V5 Master operation When the power supply is ON, the following voltages are applied to V1 \sim V4 from the built-in power supply circuit. The selection of the voltages is determined using the LCD bias set command.							
		SED1575*** SED1577***							
		V1 1/9•V5 1/7•V5 1/6•V5 1/5•V5 V2 2/9•V5 2/7•V5 2/6•V5 2/5•V5							
		V3 7/9•V5 5/7•V5 4/6•V5 3/5•V5							
		V4 8/9•V5 6/7•V5 5/6•V5 4/5•V5							

● LCD Power Supply Circuit Pin

Pin name	I/O	Description	Number of pins
CAP1+	0	Boosting capacitor positive side connecting pin. Connects a capacitor between the pin and CAP1– pin.	2
CAP1-	0	Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP1+ pin.	2
CAP2+	0	Boosting capacitor positive side connecting pin. Connects a capacitor between the pin and CAP2– pin.	2
CAP2-	0	Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP2+ pin.	2
CAP3-	0	Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP1+ pin.	2
Vout	0	Boosting output pin. Connects a capacitor between the pin and Vss2.	2
VR	I	Voltage adjusting pin. Applies voltage between VDD and V5 using a split resistor. Valid only when the V5 voltage adjusting built-in resistor is not used (IRS="L") Do not use VR when the V5 voltage adjusting built-in resistor is used (IRS="H")	1

● System Bus Connecting Pins

Pin name	I/O	Description	Number of pins					
D7 to D0 (SI) (SCL)	I/O	An 8-bit bidirectional data bus is used to connect an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S="L"), D7: Serial data entry pin (SI) D6: Serial clock input pin (SCL) In this case, D0 to D5 are set to high impedance. When Chip Select is in the non-active state, D0 to D7 are set to high impedance.						
A0	I	Normally the lowest order bit of the MPU address bus is connected to discriminate data / commands. A0="H": Indicates that D0 to D7 are display data. A0="L": Indicates that D0 to D7 are control data.	1					
RES	I	Initialized by setting RES to "L". Reset operation is performed at the RES signal level.	1					
CS1 CS2	I	Chip Select signal. When CS1="L" and CS2="H", this signal becomes active and the input/output of data/commands is enabled.	2					
RD (E)	1	 When the 80 series MPU is connected, active "L" is set. Pin that connects the RD signal of the 80 series MPU. When this signal is "L", the SED1575 series data bus is set in the output state. When the 68 series MPU is connected, active "H" is set. 68 series MPU enable clock input pin 	1					
WR_ (R/W)	I	 When the 80 series MPU is connected, active "L" is set. Pin that connects the WR signal of the 80 series MPU. The data bus signal is latched on the leading edge of the WR signal. When the 68 series MPU is connected, Read/write control signal input pin R/W="H": Read operation R/W="L": Write operation 	1					
FRS	0	Output pin for static drive Used together with the SYNC pin	1					
C86	I	MPU interface switching pin C86="H": 68 series MPU interface C86="L": 80 series MPU interface	1					
P/S	I	Switching pin for parallel data entry/serial data entry P/S="H": Parallel data entry P/S="L": Serial data entry According to the P/S state, the following table is given.	1					
		P/S Data/ Data Read/write Serial clock command						
		"H" A0 D0 to D7 RD, WR						
		"L" A0 SI (D7) Write-only SCL (D6)						
		When P/S="L", D0 to D5 are set to high impedance. D0 to D5 can be "H", "L", or "OPEN". RD(E) and WR (R/W) are fixed to "H" or "L". For the serial data entry, RAM display data cannot be read.						

Pin name	I/O	Description	Number of pins
CLS	I	Pin that selects the validity/invalidity of the built-in oscillator circuit for display clocks. CLS="H": Built-in oscillator circuit valid CLS="L": Built-in oscillator circuit invalid (external input) When CLS="L", display clocks are input from the CL pin. When the SED1575 series is used for the master/slave configuration, each of the CLS pins is set to the same level together. Display clock Master Slave	1
		Built-in oscillator circuit used "H" "H" External input "L" "L"	
M/S	I	Pin that selects the master/slave operation for the SED1575 series. The liquid crystal display system is synchronized by outputting the timing signal required for the liquid crystal display for the master operation and inputting the timing signal required for the liquid crystal display for the slave operation. M/S="H": Master operation M/S="L": Slave operation According to the M/S and CLS states, the following table is given.	1
		M/S CLS Oscillator circuit Power supply circuit CL FR SYNC FRS DOF "H" "H" Valid Valid Output Input Output Output Output Output Output Output Output Output Output Input Input	
CL	I/O	Display clock I/O pin According to the M/S and CLS states, the following table is given. M/S CLS CL "H" "H" Output "L" Input "L" Input "L" Input "L" Input "L" Input "Display clock I/O pin According to the M/S and CLS states, the following table is given.	1
FR	I/O	CL pin is connected. Liquid crystal alternating current signal I/O pin M/S="H": Output M/S="L": Input When the SED1575 series is used for the master/slave configuration, each FR pin is connected.	1
SYNC	I/O	Liquid crystal synchronizing current signal I/O pin M/S="H": Output M/S="L": Input When the SED1575 series is used for the master/slave configuration, each SYNC pin is connected.	2
DOF	I/O	Liquid crystal display blanking control pin M/S="H": Output M/S="L": Input When the SED1575 series is used for the master/slave configuration, each DOF pin is connected.	1
IRS	I	V5 voltage adjusting resistor selection pin IRS="H": Built-in resistor used IRS="L": Built-in resistor not used. The V5 voltage is adjusted by the VR pin and stand-alone split resistor. Valid only at master operation. The pin is fixed to "H" or "L" at slave operation.	1
HPM	I	Power supply control pin of the power supply circuit for liquid crystal drive HPM="H": Normal mode HPM="L": High power supply mode Valid only at master operation. The pin is fixed to "H" or "L" at slave operation.	1

● Liquid Crystal Drive Pin

Pin name	I/O				Description			Number of pins
SEG0 to SEGn	0	Output p	oins for the LC pin assignmer	D segn	nent drive. odel, refer to the table	e below.		168 or 200
SEGII			Product na	ame	SEG	Number of pins		
			SED1575	*	SEG0 to SEG167	168		
			SED1577	* **	SEG0 to SEG199	200	-	
		Contents level am	s of the displa	y RAM V₃ and	and FR signal are co V5.	embined to select a d	esired	
					Outpu	ıt voltage		
			RAM data	FR	Display normal operation	Display reversal		
			Н	Н	VDD	V2		
			Н	L	V5	V3		
			L	Н	V2	VDD		
			L	L	V3	V5		
			Power save	_	,	VDD		
COM0 to COMn		Output p	oins for the LC pin assignmer	D comment by mo	mon drive. odel, refer to the table	e below.		64 or 32
COMIT			Product na	ame	SEG	Number of pins		
			SED1575	*	COM0 to COM63	64		
			SED1577	* **	COM0 to COM31 32			
		Scan da V1, V4 a		nal are	combined to select a	desired level among	y Vdd,	
			Scanning of	data	FR	Output voltage		
			Н		Н	V5		
			Н		L	VDD		
			L		Н	V1		
			L		L	V4		
			Power sa	ve	_	Vdd		
COMS	0	Set to O When C	r dedicated C PEN when no OMS is used he master an	ot used for the r	master/slave configu	ration, the same sign	al is output	2


● Test Pin

Pin name	I/O	Description	Number of pins
TEST1 to 6	I/O	IC chip test pin. Fix the pin to "H".	6
TEST7 to 9	I/O	IC chip test pin. Take into consideration so that the capacity of lines cannot be exhausted by setting the pin to OPEN.	3

■ ABSOLUTE MAXIMUM RATINGS

Vss=0V unless specified otherwise

Item	Symbol	Specif	icatio	n value	Unit	
Power supply voltage	VDD	-0.3	to	+7.0	V	
Power supply voltage (2)			-7.0	to	+0.3	
(Based on VDD)	At triple boosting	VSS2	-6.0	to	+0.3	
	At quadruple boosting		-4.5	to	+0.3	
Power supply voltage (3) (Bas	sed on VDD)	V5, VOUT	-20.0	to	+0.3	
Power supply voltage (4) (Bas	ed on VDD)	V1, V2, V3, V4	V5	to	+0.3	
Input voltage		Vin	-0.3	to	VDD+0.3	
Output voltage		Vout	-0.3	to	VDD+0.3	
Operating temperature	Topr	-40	to	+85	°C	
Storage temperature TCP		Tstr	-55	to	+100	
Bare chip			-55	to	+125	



Notes: 1. The values of the Vss2, V1 to V5, and Vo voltages are based on VDD=0 V.

- 2. The V1, V2, V3, and V4 voltages must always satisfy the condition of VDD≥V1≥V2≥V3≥V4≥V5.
- 3. When LSI is used exceeding the absolute maximum ratings, the LSI may be damaged permanently. Besides, it is desirable that the LSI should be used in the electrical characteristics condition for normal operation. If this condition is exceeded, the LSI may malfunction and have an adverse effect on the reliability of the LSI.

■ DC CHARACTERISTICS


Unless otherwise specified, Vss=0 V, Ta=-40 to 85°C

	tem	Cumbal	Conc	litian	Spe	cification	value	Unit	Applicable
, n	tem	Symbol	Conc	Min.	Тур.	Max.	Unit	pin	
Operating vo	Itage (1)	Vdd	SED1575*3*/SED1	577*3*	2.4	_	3.6	V	VDD
		Vdd	SED1575*0*/SED1	577*0*	3.6	_	5.5		VDD
Operating vo	ltage (2)	Vss2	(Based on VDD)		-6.0	_	-1.8		Vss2
Operating vo	ltage (3)	V5	SED1575*** (Base	d on VDD)	-18.0	_	-4.5		V5
		V5	SED1577*** (Base	d on VDD)	-16.0	_	-4.5		V5
		V1, V2	(Based on VDD)		0.4×V5	_	VDD		V1, V2
		V3, V4	(Based on VDD)		V5	_	0.6×V5		V3, V4
High level in	out voltage	Vihc			0.8×Vdd	_	VDD		
Low level inp	out voltage	VILC			Vss	_	0.2×VDD		
High level ou	itput voltage	Vонс	Iон=-0.5mA		0.8×Vdd	_	Vdd		
Low level out	tput voltage	Volc	IoL=0.5mA		Vss	_	0.2×VDD		
Input leak cu	rrent	ILI	VIN=VDD or VSS		-1.0	_	1.0	μΑ	
Output leak of	current	ILO			-3.0	_	3.0		
Liquid crysta	l driver	Ron	Ta=25°C	V5=-14.0V	_	2.0	3.5	ΚΩ	SEGn
On resista	ance		(Based on VDD)	V5=-8.0V	_	3.2	5.4		COMn
Static curren	t consumption	Issq			_	0.01	5	μΑ	Vss, Vss2
Output leak current		I5Q	V5=-18.0V (Based	on V _{DD})	_	0.01	15		V5
Input pin capacity		Cin	Ta=25°C, f=1MHz		_	5.0	8.0	рF	
Oscillating Built-in fosc Ta=25°C			18	22	26	kHz			
frequency	oscillation								
	External input	fcL			4.5	5.5	6.5		CL

Item			Cond	lition	Spe	cification v	value	Unit	Applicable
			Conc		Min.	Тур.	Max.	Oilit	pin
rcuit	Input voltage	Vss2	At triple boosting		-6.0	_	-1.8	V	Vss2
supply circ		Vss2	, ,	(Based on VDD) At quadruple boosting (Based on VDD)			-1.8		Vss2
sup	Boosting output voltage	Vout	(Based on VDD)		-20.0	_			Vout
power	Voltage adjusting circuit operating voltage	Vout	(Based on VDD)		-20.0	_	-6.0		Vout
	V/F circuit operating	V5	SED1575*** (Based	SED1575*** (Based on VDD)		_	-4.5		V5
uilt-in	voltage	V5	SED1577*** (Based on VDD)		-16.0	_	-4.5		V5
B	Reference voltage	VREG0	Ta=25°C,	-0.05%/°C	-2.04	-2.10	-2.16		

■ TIMING CHARACTERISTICS


• System bus read/write characteristics 1 (80 series MPU)



[SED1575*0*, SED1577*0*: VDD=4.5V to 5.5V, Ta=-40 to 85°C]

	6:	0	0 1111	Specifica	Unit	
Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address hold time	A0	tAH8		0	_	ns
Address setup time		taw8		0	_	
System cycle time		tCYC8		250	_	
Control L pulse width (WR)	WR	tcclw		30	_	
Control L pulse width (RD)	RD	tCCLR		70	_	
Control H pulse width (WR)	WR	tcchw		30	_	
Control H pulse width (RD)	RD	tcchr		30	_	
Data setup time	D0 to D7	tDS8		30	_	
Data hold time		tDH8		10	_	
RD access time		tACC8	CL=100pF	_	70	
Output disable time		tOH8		5	50	

• System bus read/write characteristics 2 (68 series MPU)



[SED1575 $*0_*$, SED1577 $*0_*$: VDD=4.5V to 5.5V, Ta=-40 to 85°C]

		<u>.</u>			Specification	on value	
Item		Signal	Symbol	Condition	Min.	Max.	Unit
Address hold time		A0	tAH6		0	_	ns
Address setup time			tAW6		0		
System cycle time			tCYC6		250		
Data setup time		D0 to D7	tDS6		30	_	
Data hold time			tDH6		10		
Access time			tACC6	CL=100pF	_	70	
Output disable time			tOH6		5	50	
Enable H pulse width	Read	E	tewhr		70		
	Write		tEWHW		30		
Enable L pulse width	Read	E	tEWLR		30		
	Write		tEWLW		30		

[SED1575*0*, SED1577*0*: VDD=3.6V to 4.5V, Ta=-40 to 85°C]

					Specificat	tion value	
Item		Signal	Symbol	Condition	Min.	Max.	Unit
Address hold time		A0	tAH6		0	_	ns
Address setup time			tAW6		0		
System cycle time			tCYC6		300	_	
Data setup time		D0 to D7	tDS6		40	_	
Data hold time			tDH6		15		
Access time			tACC6	CL=100pF	_	140	
Output disable time			toh6		10	100	
Enable H pulse width	Read	E	tewhr		120	_	
	Write		tEWHW		60		
Enable L pulse width	Read	E	tEWLR		60	_	
	Write		tEWLW		60	_	


[SED1575*3*, SED1577*3*: VDD=2.4V to 3.6V, Ta=-40 to 85°C]

[
liam		Cianal	Cumbal	Condition	Specificat	ion value	l lmi4				
Item		Signal	Symbol	Condition	Min.	Max.	Unit				
Address hold time		A0	tAH6		0	_	ns				
Address setup time			tAW6		0						
System cycle time			tCYC6		800	_					
Data setup time		D0 to D7	tDS6		80	_					
Data hold time			tDH6		30	_					
Access time] [tACC6	CL=100pF	_	280					
Output disable time			tOH6		10	200					
Enable H pulse width	Read	Е	tewhr		240	_					
	Write		tewnw		120						
Enable L pulse width	Read	Е	tewlr		120	_					
	Write		tEWLW		120	_					

Notes: 1. The rise and fall times (tr and tr) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for (tr+tr) ≤ (tcyc6-tewlw-tewhw) or (tr+tr) ≤ (tcyc6-tewlr-tewhr).

- 2. All timings are specified based on the 20 and 80% of VDD.
- 3. tewlw and tewlr are specified for the overlap period when $\overline{\text{CS1}}$ is at "L" (CS2= "H") level and E is at the "H" level.

Serial interface



[SED1575*0*, SED1577*0*: VDD=4.5V to 5.5V, Ta=-40 to 85° C]

lta-m-	Ciamal	Cumbal	Condition	Specificat	tion value	l locit
Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock cycle	SCL	tscyc		200	_	ns
SCL "H" pulse width		tshw		75		
SCL "L" pulse width		tslw		75		
Address setup time	A0	tsas		50	_	
Address hold time		tsah		100		
Data setup time	SI	tsds		50	_]
Data hold time		tsdh		50		
CS-SCL time	CS	tcss		100	_	
		tcsh		100		

[SED1575*0*, SED1577*0*: VDD=3.6V to 4.5V, Ta=-40 to 85°C]


ltam	Signal	Cumbal	Condition	Specificat	tion value	l lmit
Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock cycle	SCL	tscyc		250	_	ns
SCL "H" pulse width		tshw		100	_	
SCL "L" pulse width		tsLW		100	_	
Address setup time	A0	tsas		150	_	
Address hold time		tsah		150	_	
Data setup time	SI	tsds		100	_	
Data hold time		tsdh		100	_	
CS-SCL time	CS	tcss		150	_	
		tcsh		150	_	

[SED1575*3*, SED1577*3*: VDD=2.4V to 3.6V, Ta=-40 to 85° C]

Itam	Cianal	Cumbal	Condition	Specifica	tion value	Unit
Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock cycle	SCL	tscyc		400	_	ns
SCL "H" pulse width		tshw		150	_	
SCL "L" pulse width		tslw		150	_	
Address setup time	A0	tsas		250	_]
Address hold time		tsah		250	_	
Data setup time	SI	tsds		150	_	1
Data hold time		tsdh		150	_	
CS-SCL time	CS	tcss		250	_	1
		tcsH		250	_	

Notes: 1. The rise and fall times (tr and tr) of the input signal are specified for less than 15 ns. 2. All timings are specified based on the 20 and 80% of VDD.

Display control output timing



[SED1575*0*, SED1577*0*: VDD=4.5V to 5.5V, Ta=-40 to 85°C]

No	0:1	0 1 1	0	Spe			
Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
FR delay time	FR	tDFR	CL=50pF	1	10	40	ns
SYNC delay time	SYNC	tDSNC	CL=50pF		10	40	ns

[SED1575*0*, SED1577*0*: VDD=3.6V to 4.5V, Ta=-40 to 85°C]

	0:		0 1111	Spe			
Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
FR delay time	FR	tDFR	CL=50pF	_	20	80	ns
SYNC delay time	SYNC	tDSNC	CL=50pF		20	80	ns


[SED1575*3*, SED1577*3*: VDD=2.4V to 3.6V, Ta=-40 to 85°C]

No	Ciamal Cumbal	0	Spe	1114			
Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
FR delay time	FR	tDFR	CL=50pF	_	50	200	ns
SYNC delay time	SYNC	tDSNC	CL=50pF	_	50	200	ns

Notes: 1. Valid only when the master mode is selected.

- 2. All timings are specified based on the 20 and 80% of VDD.
- 3. Pay attention not to cause delays of the timing signals CL, FR and SYNC to the salve side by wiring resistance, etc., while master/slave operations are in progress. If these delays occur, indication failures such as flickering may occur.

Reset input timing



[SED1575*0*, SED1577*0*: VDD=4.5V to 5.5V, Ta=-40 to 85°C]

	0'1		0 1111	Spe			
ltem	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
Reset time		tR		_	_	0.5	μs
Reset "L" pulse width	RES	trw		0.5	_	_	

[SED1575*0*, SED1577*0*: VDD=3.6V to 4.5V, Ta=-40 to 85°C]

				Spe			
Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
Reset time		tR		_	_	1	μs
Reset "L" pulse width	RES	trw		1	_	_	

[SED1575*3*, SED1577*3*: VDD=2.4V to 3.6V, Ta=-40 to 85°C]

				Spe			
Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
Reset time		tR		_	_	1.5	μs
Reset "L" pulse width	RES	trw		1.5	_	_	

Note: All timings are specified based on the 20 and 80% of VDD.

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe, U.S.A) 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department II (ASIA)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FAX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

http://www.epson.co.jp/device/

