S6A0093

80 SEG / 26 COM DRIVER & CONTROLLER FOR STN LCD

March 2001

Ver. 0.6

Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team.

Precautions for Light

Light has characteristics to move electrons in the integrated circuitry of semiconductors, therefore may change the characteristics of semiconductor devices when irradiated with light. Consequently, the users of the packages which may expose chips to external light such as COB, COG, TCP and COF must consider effective methods to block out light from reaching the IC on all parts of the surface area, the top, bottom and the sides of the chip. Follow the precautions below when using the products.

- 1. Consider and verify the protection of penetrating light to the IC at substrate (board or glass) or product design stage.
- 2. Always test and inspect products under the environment with no penetration of light.

S6A0093 Specification Revision History						
Version Content Dat						
0.0	Original	Jun.1998				
0.1	Miss typed contents changed Jan.1					
0.2	RESETB pin VIL,VIH added Mar.19					
0.3	VDD change (2.4V~5.5V -> 2.4V~3.6V) Nov.1999					
0.4	VDD change (2.4V~3.6V -> 2.4V~5.5V) Dec.1999					
0.5	Added detail information for several items Mar.2001					
0.6	Ta=-30 to 85 → Ta=-40 to 85	May. 2002				



CONTENTS

INTRODUCTION	1
FEATURES	1
BLOCK DIAGRAM	3
PAD CONFIGURATION	4
PAD CENTER COORDINATES	5
PIN DESCRIPTION	6
POWER SUPPLY	6
LCD DRIVER SUPPLY	6
SYSTEM CONTROL	7
MPU INTERFACE	7
LCD DRIVER OUTPUTS	8
TEST	8
FUNCTION DESCRIPTION	9
SYSTEM INTERFACE	9
ADDRESS COUNTER (AC)	13
DISPLAY DATA RAM (DDRAM)	13
CHARACTER GENERATOR ROM (CGROM)	
CHARACTER GENERATOR RAM (CGRAM)	
SEGMENT ICON RAM (ICONRAM)	
LOW POWER CONSUMPTION MODE	
LCD DRIVER CIRCUIT	
INSTRUCTION DESCRIPTION	
INITIALIZING & POWER SAVE MODE SETUP	
HARDWARE RESET	
INITIALIZING AND POWER SAVE SETUP	30
LCD DRIVING POWER SUPPLY CIRCUIT	33
VOLTAGE CONVERTER	34
VOLTAGE REGULATOR	
ELECTRONIC CONTRAST CONTROL (32 STEPS)	
VOLTAGE GENERATOR CIRCUIT	
MPU INTERFACE	39
APPLICATION INFORMATION FOR LCD PANEL	
FRAME FREQUENCY	43
MAXIMUM ABSOLUTE RATINGS	44
ELECTRICAL CHARACTERISTICS	45
DC CHARACTERISTICS	45
AC CHARACTERISTICS	47



INTRODUCTION

The S6A0093 is an LCD driver and controller LSI for liquid crystal dot matrix character display systems. It can display 2 or 3 lines of 16 characters with 5 x 8 dots format. It is capable of interfacing various microprocessors, supporting the 4bit, 8-bit parallel modes and the clock synchronized serial mode. Voltage converter, oscillator, voltage regulator, voltage follower and bias circuit are built in the IC. The double height character mode and line vertical scroll functions are supported.

FEATURES

Driver Outputs

- Common outputs: 26 common - Segment outputs: 80 segment

Applicable Panel Size

Font	Display	Duty	Contents of outputs
	2-line x 16 characters	1 / 17	2 x 16 characters + 80 icons
5 x 8	3-line x 16 characters	1 / 25	3 x 16 characters + 80 icons

Internal Memory

- Character Generator ROM (CGROM): 10,240 bits (256 characters x 5 x 8 dots)
- Character Generator RAM (CGRAM): 320 bits (8 characters x 5 x 8 dots)
- Display Data RAM (DDRAM): 512 bits (16 characters x 4 lines)
- Segment Icon RAM (ICONRAM): 80 bits (80 icons)

MPU Interface

- No busy MPU interface (no busy check or no execution waiting time)
- 8-bit parallel interface mode: 68-series and 80-series are available.
- 4-bit parallel interface mode: 68-series and 80-series are available.
- Serial interface mode: 4 pins clock synchronized serial interface

Function Set

- Various instruction set: display control, power save, power control, etc.
- COM / SEG bi-directional (4-type LCD application available)
- H/W reset (RESETB)

Built-in Analog Circuit

- Internal RC oscillator circuit or external clock
- Electronic volume for contrast control (32 steps)
- Voltage converter / voltage regulator / voltage follower & bias circuit

Low Power Operation

- Sleep mode operation (5µA Max.)
- Normal mode operation (80µA Max.)



Operating Voltage Range

- Power supply voltage (VDD): $2.4V \sim 5.5V$
- LCD driving voltage (VLCD = V0 VSS): 6.0V Max.

Package Type

- Gold bumped chip or TCP



BLOCK DIAGRAM




Figure 1. Block Diagram



PAD CONFIGURATION





Figure 2. Pad Configuration

Table 1. S6A0093 Pad Dimensions

Item	Pad No	Pad No.		Unit	
item	Pau No.	Х	Y	Offic	
Chip size	-	7020	1620		
Dod nitoh	1 ~ 73	90			
Pad pitch	74 ~ 179	8			
	1 ~ 73	60	100		
Dumped and size	74 ~ 86	100	50	μm	
Bumped pad size	87 ~ 166	50	100		
	167 ~ 179	100	50		
Bumped pad height	All pad	1	7		

COG Align Key Coordinate

ILB Align Key Coordinate(with Gold Bump*)



^{*} When designing electrode pattern must be prohibited on this area (ILB Align Key). If electrode pattern is used for routing over this area, it can be happened pattern-short through gold bump pattern on ILB Align Key.



PAD CENTER COORDINATES

Table 2. Pad Center Coordinates

[Unit: µm]

Pad	Pad			Pad	Pad			Pad	Pad		
No.	name	X	Y	No.	name	Х	Υ	No.	name	X	Υ
1	DUMMY	-3240	-700	61	PS	2160	-700	121	SEG35	440	700
2	DUMMY	-3150	-700	62	VDD	2250	-700	122	SEG36	360	700
3	DUMMY	-3060	-700	63	IF	2340	-700	123	SEG37	280	700
4	DUMMY	-2970	-700	64	VSS	2430	-700	124	SEG38	200	700
5	DUMMY	-2880	-700 -700	65	MI	2520	-700 -700	125	SEG39	120	700
6	RS	-2790	-700 700	66	VDD	2610	-700 700	126	SEG40	40 -40	700
7 8	VSS RW_WR	-2700 -2610	-700 -700	67 68	RESETB TEST	2700 2790	-700 -700	127 128	SEG41 SEG42	-40	700 700
9	VDD	-2520	-700	69	DUMMY	2880	-700	129	SEG42 SEG43	-200	700
10	E_RD	-2430	-700	70	DUMMY	2970	-700	130	SEG44	-280	700
11	CSB	-2340	-700	71	DUMMY	3060	-700	131	SEG45	-360	700
12	DB7	-2250	-700	72	DUMMY	3150	-700	132	SEG46	-440	700
13	DB6	-2160	-700	73	DUMMY	3240	-700	133	SEG47	-520	700
14	DB5	-2070	-700	74	COMI1	3400	-520	134	SEG48	-600	700
15	DB4	-1980	-700	75	COM1	3400	-440	135	SEG49	-680	700
16	DB3	-1890	-700	76	COM2	3400	-360	136	SEG50	-760	700
17	DB2	-1800	-700	77	COM3	3400	-280	137	SEG51	-840	700
18	DB1	-1710	-700	78	COM4	3400	-200	138	SEG52	-920	700
19	DB0	-1620	-700	79	COM5	3400	-120	139	SEG53	-1000	700
20	VDD	-1530	-700 -700	80	COM6	3400	-40	140	SEG54	-1080	700
21	VDD	-1440	-700 -700	81	COM7	3400	40	141	SEG55	-1160	700
22	VDD	-1350	-700 700	82	COM8	3400	120	142	SEG56	-1240	700
23 24	VSS VSS	-1260 -1170	-700 700	83	COM17	3400 3400	200	143 144	SEG57	-1320 -1400	700
24 25	VSS	-1170	-700 -700	84 85	COM18 COM19	3400	280 360	144	SEG58 SEG59	-1400	700 700
26	V4	-990	-700	86	COM20	3400	440	146	SEG60	-1560	700
27	V4	-900	-700	87	SEG1	3160	700	147	SEG61	-1640	700
28	V3	-810	-700	88	SEG2	3080	700	148	SEG62	-1720	700
29	V3	-720	-700	89	SEG3	3000	700	149	SEG63	-1800	700
30	V2	-630	-700	90	SEG4	2920	700	150	SEG64	-1880	700
31	V2	-540	-700	91	SEG5	2840	700	151	SEG65	-1960	700
32	V1	-450	-700	92	SEG6	2760	700	152	SEG66	-2040	700
33	V1	-360	-700	93	SEG7	2680	700	153	SEG67	-2120	700
34	V0	-270	-700	94	SEG8	2600	700	154	SEG68	-2200	700
35	V0	-180	-700	95	SEG9	2520	700	155	SEG69	-2280	700
36	V0	-90	-700	96	SEG10	2440	700	156	SEG70	-2360	700
37 38	V0 VR	90	-700 -700	97	SEG11 SEG12	2360 2280	700 700	157 158	SEG71 SEG72	-2440 -2520	700 700
39	VR	180	-700	98 99	SEG12	2200	700	150	SEG73	-2600	700
40	VOUT	270	-700	100	SEG14	2120	700	160	SEG74	-2680	700
41	VOUT	360	-700	101	SEG15	2040	700	161	SEG75	-2760	700
42	CAP2-	450	-700	102	SEG16	1960	700	162	SEG76	-2840	700
43	CAP2-	540	-700	103	SEG17	1880	700	163	SEG77	-2920	700
44	CAP2+	630	-700	104	SEG18	1800	700	164	SEG78	-3000	700
45	CAP2+	720	-700	105	SEG19	1720	700	165	SEG79	-3080	700
46	CAP1-	810	-700	106	SEG20	1640	700	166	SEG80	-3160	700
47	CAP1-	900	-700	107	SEG21	1560	700	167	COMI2	-3400	440
48	CAP1+	990	-700	108	SEG22	1480	700	168	COM24	-3400	360
49	CAP1+	1080	-700	109	SEG23	1400	700	169	COM23	-3400	280
50	VEXT	1170	-700	110	SEG24	1320	700	170	COM22	-3400	200
51	VSS	1260	-700	111	SEG25	1240	700	171	COM21	-3400	120
52	VSS	1350	-700 700	112	SEG26	1160	700 700	172	COM16	-3400	40
53	VSS	1440	-700 700	113	SEG27	1080	700 700	173	COM15	-3400	-40 120
54 55	REF DIRS	1530 1620	-700 -700	114 115	SEG28	1000 920	700 700	174	COM14	-3400 -3400	-120
55 56	VDD	1620 1710	-700 -700	115	SEG29 SEG30	920 840	700 700	175 176	COM13 COM12	-3400	-200 -280
57	VDD	1800	-700 -700	117	SEG30 SEG31	760	700	176	COM12 COM11	-3400	-360
58	VDD	1890	-700 -700	117	SEG31	680	700	177	COM10	-3400	-440
59	CK	1980	-700 -700	119	SEG32	600	700	178	COM9	-3400	-520
60	VSS	2070	-700	120	SEG34	520	700	113	JOIVIS	3400	-520
									<u> </u>	<u> </u>	



5

PIN DESCRIPTION

POWER SUPPLY

Table 3. Pin Description

Name	I/O			Des	cription			
VDD	Power		Power supply Connect to MPU power supply pin.					
Vss		0V (GND)						
V0 V1 V2 V3 V4	I/O	Voltages sh V0 ≥ V1 ≥ When the b used.	e level for LCl lould have the V2 ≥ V3 ≥ V puilt-in power LCD bias 1/5 bias puilt-in power LCD bias 1/4 bias	e following 74 ≥ VSS circuit is ac V1 (4/5) x V0	V2 (3/5) x V0 ctive and i	v3 (2/5) x V0	V4 (1/5) x V0	

LCD DRIVER SUPPLY

Table 3. Pin Description (Continued)

Name	I/O	Description
CAP1+	0	Capacitor + connecting pin for the internal voltage converter
CAP1-	0	Capacitor - connecting pin for the internal voltage converter
CAP2+	0	Capacitor + connecting pin for the internal voltage converter
CAP2-	0	Capacitor - connecting pin for the internal voltage converter
VOUT	I/O	DC/DC voltage converter output (7.2V)
VR	I	Voltage adjust pin This pin gives a voltage between V0 and VSS by resistance-division of voltage.
VEXT	I	External reference voltage for internal regulator (instead of the internal VREF, 2V) REF = "Low (VSS)": VEXT is not used (open). REF = "High (VDD)": VEXT is reference input voltage of internal voltage regulator.
REF	I	Select the input voltage of internal voltage regulator REF = "Low (VSS)": The input voltage of internal Voltage regulator is the internal VREF(2V). REF = "High (VDD)": The input voltage of internal Voltage regulator is the voltage of VEXT.



SYSTEM CONTROL

Table 3. Pin Description (Continued)

Name	I/O	Description
CK	I	External clock input. It must be fixed to "High" or "Low" when the internal oscillation circuit is used. In case of the external clock mode, CK is used as the clock and OS bit should be OFF.
MI	I	MPU interface selection input MI = "Low": 80-series MPU MI = "High": 68-series MPU
PS	I	Parallel / serial selection input When PS = "Low": serial mode When PS = "High": 4-bit / 8-bit bus mode
IF	I	Interface data length selection pin for parallel data input When PS = "Low" IF = "Low" or "High": serial interface mode When PS = High IF = "Low": 4-bit bus mode IF = "High": 8-bit bus mode
DIRS	I	SEG direction selection input When DIRS = "Low" SEG1 \rightarrow SEG2 \rightarrow SEG79 \rightarrow SEG80 When DIRS = "High" SEG80 \rightarrow SEG79 \rightarrow SEG2 \rightarrow SEG1

MPU INTERFACE

Table 3. Pin Description (Continued)

Name	I/O	Description
RESETB	I	Reset input S6A0093 is initialized while RESETB is low.
CSB	I	Chip selection input S6A0093 is selected while CSB is low.
RS	I	Register selection input When RS = "Low", instruction register When RS = "High", data register.
RW_WR	I	In 80-series MPU interface mode This pin is connected to WR pin of MPU and is a active low write signal In 68-series MPU interface mode This pin is connected to R/W pin of MPU When RW_WR = "Low", write mode When RW_WR = "High", read mode
E_RD	I	In 80-series MPU interface mode This pin is connected to RD pin of MPU and is a active low read signal In 68-series MPU interface mode This pin is connected to E pin of MPU and enable read or write command according to RW_WR signal.



Table 3. Pin Description (Continued)

Name	1/0	Description
DB0 ~ DB3		When 8-bit bus mode, used as bi-directional data bus DB0 ~ DB7
DB4 ~ DB5		During 4-bit bus mode, only DB4 ~ DB7 are used.
DB6 (SCL), DB7 (SI)		In this case DB0 ~ DB3 pins are not used. When serial mode, DB6 (SCL) is used as serial clock input pin and DB7 (SI) is used as serial data input pin.

LCD DRIVER OUTPUTS

Table 3. Pin Description (Continued)

Name	1/0	Description
COM1 ~ COM24	0	Common signal output for driving LCD
COMI1, COMI2	0	Common signal output for icon display These are the same signal but the name is different.
SEG1 ~ SEG80	0	Segment signal output for driving LCD

TEST

Table 3. Pin Description (Continued)

Name	I/O	Description
TEST		Test pin This pin is not used for normal operation. TEST: Open

NOTE: DUMMY - These pins should be opened (floated).



FUNCTION DESCRIPTION

SYSTEM INTERFACE

S6A0093 has two kinds of interface type with MPU: bus mode, serial mode. Serial or bus mode is selected by PS pin. In bus mode, 4-bit bus or 8-bit bus is selected by IF pin, and 68 series MPU or 80 series MPU is selected by MI pin.

Table 4. Various Kinds of MPU Interface according to PS, MI and IF

PS	МІ	IF	CSB	RS	RW_WR	E_RD	DB0~ DB3	DB4~ DB5	DB6	DB7
	68 series	8 bit (H)	CSB	RS	R₩	E	DB0~DB3	DB4~DB5	DB6	DB7
Bus mode	(H)	4 bit (L)	CSB	RS	R₩	E	_* (1)	DB4~DB5	DB6	DB7
(H)	80 series	8 bit (H)	CSB	RS	\overline{WR}	RD	DB0~DB3	DB4~DB5	DB6	DB7
	(L)	4 bit (L)	CSB	RS	\overline{WR}	RD	*	DB4~DB5	DB6	DB7
Serial mode (L)	(H)/(L) ⁽²⁾	(H)/(L)	CSB	RS	(H)/(L)	(H)/(L)	*	*	SCL	SI

NOTES:

- 1. Don't care (high, low or open)
- 2. Fixed high (VDD) or low (VSS)

PS: "High" = bus mode, "Low" = serial mode

MI: "High" = 68-series MPU, "Low" = 80-series MPU

IF: "High" = 8 bit mode, "Low" = 4 bit mode (PS: "High")

CSB: "High" = chip is not selected, "Low" = chip is selected

RS: "High" = data register, "Low" = instruction register

RW_WR: Read / Write indicating signal in 68 mode or active low signal for enabling write in 80 mode

E_RD: Active high signal for enabling command is 68 mode or active low signal for enabling read in 80 mode.

SCL (DB6): Serial clock input SI (DB7): Serial data input



Interface with MPU in Parallel Mode (PS = "High")

During writing operation, two 8-bit registers, data register (DR) and instruction register (IR), are used. The data register (DR) is used as temporary data storage place for being written into DDRAM / CGRAM / ICONRAM and one of these RAMs is selected by RAM address setting instruction. The Instruction register (IR) is used only to store instruction code transferred from MPU. To select DR or IR register, RS input pin is used.

During reading operation, 8-bit register, output data register (OR) is used. The output data register (OR) is used as temporary data storage place for being read from DDRAM / CGRAM / ICONRAM and one of these RAMs is selected by RAM address setting instruction. After RAM address setting, first reading is a dummy cycle in 8-bit bus mode (figure 3, 4). The valid data comes from second reading. In 4-bit bus mode, after RAM address setting, first and second reading are dummy cycles (figure 5, 6). The valid data comes from third reading. The dummy read make the address counter (AC) increased by 1. So it is recommended to set address again before writing. The instruction read cycle is not supported and it is regarded as a no operation cycle.

In 4-bit bus mode, it is needed to transfer 4-bit data (through DB7~DB4) by two times. The high order bits (for 8-bit mode DB7~DB4) are written before the low order bits (for 8-bit mode DB3~DB0) in write and low order bits (for 8-bit mode DB3~DB0) are read before the high order bits (for 8-bit mode DB7~DB4) in read transaction. The DB0~DB3 pins are floated in this 4-bit bus mode. After RESETB resets, S6A0093 considers first 4-bit data from MPU as the high order bits.




Figure 3. Timing Diagram of 8-bit Parallel Bus Mode Data Transfer (68-series MPU Mode)






Figure 4. Timing Diagram of 8-bit Parallel Bus Mode Data Transfer (80-series MPU Mode)




Figure 5. Timing Diagram of 4-bit Parallel Bus Mode Data Transfer (68-series MPU Mode)




Figure 6. Timing Diagram of 4-bit Parallel Bus Mode Data Transfer (80-series MPU Mode)



Interface with MPU in Serial Mode (PS = "Low")

When PS input pin is "Low", clock synchronized serial interface mode is selected. At this time, five ports, RESETB (reset input), SCL (DB6, synchronizing transfer clock), SI (DB7, serial input data), RS (register selection input) and CSB(chip selection input) are used.

By setting CSB to "Low", S6A0093 can receive SCL input. If CSB is set to "High", S6A0093 resets the internal 8-bit shift register and 3-bit counter. Serial data is input in the order of "D7, D6, D5, D4, D3, D2, D1, D0" from the serial data input pin (SI = DB7) at the rising edge of serial clock (SCL = DB6).

At the rising edge of the 8th serial clock, the serial data (D7-D0) is converted into 8 bit bus mode data. The RS input of the DR/IR selection is latched at the rising edge of the 8th serial clock (SCL).




Figure 7. Timing Diagram of Serial Data Transfer



ADDRESS COUNTER (AC)

Address Counter (AC) in S6A0093 stores DDRAM/ CGRAM/ ICONRAM address. After writing into or reading from DDRAM / CGRAM / ICONRAM, AC is automatically increased by 1. The address counter is only one and stores the address among DDRAM / CGRAM / ICONRAM.

DISPLAY DATA RAM (DDRAM)

DDRAM stores display data of maximum 64 x 8 bits (Max. 64 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number.




Figure 8. DDRAM Address

CHARACTER GENERATOR ROM (CGROM)

CGROM has 5 x 8-dot 256 characters. The CG bit of the instruction table selects the 8 characters ($00h \sim 07h$) of CGROM or CGRAM.

Table 5. CGROM Character Code (00)

Upper	Ι	1	I				1]			I		Ī		I	
4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LННН	HLLL	HLLH	HLHL	нінн	HHLL	ннін	нннг	нннн
LLLL								3 53 53 53 53 3 53 53 53 53	8888888888					2000000 2000000 2000000		33 33 33
LLLH				55 55		25 25 25 25 25 25 25 25 25 25 25 25 25 2										
LLHL																
LLHH				33 33 33 33 33 33 33 33 33 33 33 33 33			88888	33 33 34 3 38 33 33 34 3 38 33 33 34 35						86 8 8 8 8 8 8 8		
LHLL											33					
LHLH							2000000			500000000000000000000000000000000000000			55100		850 84 85 8 8 9 80 8 8 9 80 8 8 9 8 9 8 9 8 9 8 9 8 9 8 9 9 9 9 9 9	
LHHL							3000						838888888			
ІННН									28 28 28 28 28 28 28 28 28 28 28 28 28 2	383 38433 3843 385 383						
HLLL										55 55 55 55 55 55 55 55 55						
HLLH																
HLHL			88 88 88							53535						
нінн																
HHLL												53 53 53 53 53 53 53 53 53 53 53 53 53 5				
ннгн																
нннг				98 88 88 88						35 35 35 25 35 35 36 35 35 36 35 35	23 23 8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			88 -	22 23 24 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25	
нннн							3345035			25 25 25 25 25 25 25 25 25 25 25 25 25 2		320				

CHARACTER GENERATOR RAM (CGRAM)

CGRAM has up to 5×8 -dot 8 characters. By writing font data to CGRAM, user defined character can be used. CGRAM can be written regardless of CG bit.

Table 6. Relationship between Character Code (DDRAM) and Character Pattern (CGRAM)

Character code (DDRAM data)	DD/CGRAM address	CGRAM data	Pattern number
D7 D6 D5 D4 D3 D2 D1 D0	A6 A5 A4 A3 A2 A1 A0	P7 P6 P5 P4 P3 P2 P1 P0	number
0 0 0 0 0 0 0 0 (00h)	1 0 0 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 1 0 1 0 0 0 0 1 1 1 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	Pattern 1
0 0 0 0 0 0 0 1 (01h)	1 0 0 1 0 0 0 1 0 0 1 0 0 1 1 0 0 1 0 1	0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1	Pattern 2
0 0 0 0 0 0 1 0 (02h)	1 0 1 0 0 0 0 1 0 1 0 0 0 1 1 0 1 0 0 1 0 1 0 1 0	0 1 0 1 0 0 1 0 1 0	Pattern 3
0 0 0 0 0 0 1 1 (03h)	1 0 1 1 0 0 0 1 0 1 1 0 0 1 1 0 1 1 0 1 0	01110 10101 11011 10101 01110 11111 11111	Pattern 4

Table 6. Relationship between Character Code (DDRAM) and Character Pattern (CGRAM) (continued)

Character code (DDRAM data)	DD/CGRAM address	CGRAM data	Pattern number
D7 D6 D5 D4 D3 D2 D1 D0	A6 A5 A4 A3 A2 A1 A0	P7 P6 P5 P4 P3 P2 P1 P0	number
0 0 0 0 0 1 0 0 (04h)	1 1 0 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 1 0 1 1 0 0 0 1 1 1 1 0 0 1 0 0 1 1 0 0 1 0 1	1 1 0 1 1 1 0 0 0 1 0 0 0 0 0 1 0 0 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	Pattern 5
0 0 0 0 0 1 0 1 (05h)	1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 1 0 1 0 1 0 1 1 0 1 0 1 1 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 0 1 1 1 1	1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0	Pattern 6
0 0 0 0 0 1 1 0 (06h)	1 1 1 0 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 1 0 1 1 1 0 0 1 1 1 1 1 0 1 0	0 0 1 1 0 0 0 1 1 0	Pattern 7
0 0 0 0 0 1 1 1 (07h)	1 1 1 1 0 0 0 1 1 1 1 0 0 1 1 1 1 1 0 1 0	0 0 0 0 0 1 0 0 0 1 1 1 0 1 1 1 0 0 0 1 0 0 0 0 0 1 0 0 0 1 1 1 0 1 1 1 1 1 1 1	Pattern 8

NOTE: "-" - Don' t care



SEGMENT ICON RAM (ICONRAM)

ICONRAM has segment control data and segment pattern data. COMI1 and COMI2 are the same signal but the name is different. So the icons on the same SEG are displayed at the same time. The number of icons is 80.




Figure 9. Relationship between ICONRAM and Icon Display

Table 7. Relationship between ICONRAM Address and Display Pattern

ICONRAM address				ICONR	AM bits			
ICONKAM address	D7	D6	D5	D4	D3	D2	D1	D0
00h	-	-	-	S1	S2	S3	S4	S5
01h	-	-	-	S6	S7	S8	S9	S10
02h	-	-	-	S11	S12	S13	S14	S15
								-
0Dh	-	-		S66	S67	S68	S69	S70
0Eh	-	-	-	S71	S72	S73	S74	S75
0Fh	-	-	ı	S76	S77	S78	S79	S80

NOTE: "-" - Don' t care



17

LOW POWER CONSUMPTION MODE

S6A0093 provides with sleep mode for saving power consumption during standby period.

Sleep Mode (Power Save Bit ON, Oscillation Bit OFF)

To enter the sleep mode, the power circuit and oscillation circuit should be turned off by using the power save command and the power control command. This mode helps to save power consumption by reducing current to reset level.

1. Liquid Crystal Display Output

COM1 ~ COM24, COMI1, COMI2: Vss level

SEG1 ~ SEG80: Vss level

- 2. Data written in DDRAM, CGRAM, ICONRAM and registers are remained as previous value.
- 3. Operation mode is retained the same as it was prior to execution of the sleep mode. All internal circuits are stopped.
- Power Circuit and Oscillation Circuit
 The built-in power supply circuit and oscillation circuit are turned off by power save command and power control command.

LCD DRIVER CIRCUIT

LCD Driver circuit has 26 common and 80 segment signals for driving LCD. Data from ICONRAM/ CGRAM/ CGROM are transferred to 80-bit segment register serially, and then they are stored to 80-bit shift latch. In case of 2-line display mode, COM1 ~ COM16, COM11 and COM12 have 1/17 duty, and in 3-line mode, COM1 ~ COM24, COM11 and COM12 have 1/25 duty ratio. SEG bi-directional function is selected by DIRS input pin, and COM shift direction is selected by function set instruction "S" bit.

Table 8. SEG Data Shift Direction

DIRS pin	SEG data shift direction										
Low	SEG1 $ ightarrow$ SEG2 $ ightarrow$ SEG3 SEG78 $ ightarrow$ SEG79 $ ightarrow$ SEG80										
High	SEG80 $ ightarrow$ SEG79 $ ightarrow$ SEG78 SEG3 $ ightarrow$ SEG2 $ ightarrow$ SEG1										

Table 9. COM Data Shift Direction

Line mode	S	COM data shift direction
2-line	0 (left)	COM1 \rightarrow COM2 COM15 \rightarrow COM16 \rightarrow COMI1 (COMI2)
mode	1 (right)	COMI1 (COMI2) \rightarrow COM16 \rightarrow COM15 COM2 \rightarrow COM1
3-line	0 (left)	COM1 \rightarrow COM2
mode	1 (right)	COMI1 (COMI2) $ ightarrow$ COM24 $ ightarrow$ COM23 COM2 $ ightarrow$ COM1



INSTRUCTION DESCRIPTION

Table 10. Instruction Table

Instruction	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
Return home	0	0	0	0	0	0	0	1	-	DDRAM address is set to 00h from AC and the cursor returns to 00h position The contents of DDRAM are not changed.
Double height mode	0	0	0	0	0	1	0	DH2	DH1	Double height mode DH2, DH1 = 00: normal display (default) 01: COM1 ~ COM16 is a double height,
Power save	0	0	0	0	0	1	1	os	PS	Power save / oscillation circuit ON / OFF OS = 0: oscillator OFF (default) 1: oscillator ON PS = 0: power save OFF (default) 1: power save ON
Function set	0	0	0	0	1	0	N	S	CG	Display line mode N = 0: 2-line display mode (default) 1: 3-line display mode shifting direction of COM. S = 0: 1) 2-line mode: COM1 -> COM16 (default) 2) 3-line mode: COM1 -> COM24 (default) 1: 1) 2-line mode: COM16 -> COM1 2) 3-line mode: COM24 -> COM1 Select CGRAM or CGROM CG = 0: CGROM (default) 1: CGRAM
Line shift mode	0	0	0	0	1	1	0	LS2	LS1	Determination of the DDRAM line which is displayed at the first line at LCD LS2, LS1 = 00: DDRAM line 1 shows at the first line of LCD (default). 01: DDRAM line 2 shows at the first line of LCD. 10: DDRAM line 3 shows at the first line of LCD. 11: DDRAM line 4 shows at the first line of LCD
Bias control	0	0	0	0	1	1	1	-	BS	Determination of bias BS = 0: 1/5 bias (default) 1: 1/4 bias
Power control	0	0	0	1	0	0	VC	VR	VF	LCD power control VC = 0: voltage converter OFF (default) 1: voltage converter ON VR = 0: voltage regulator OFF (default) 1: voltage regulator ON VF = 0: voltage follower OFF (default) 1: voltage follower ON



Table 10. Instruction Table (Continued)

Instruction	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
Display control	0	0	0	1	0	1	С	В	D	Cursor / blink / display ON / OFF C = 0: cursor OFF (default), 1: cursor ON B = 0: blink OFF (default), 1: blink ON D = 0: display OFF (default), 1: display ON
DD/CGRAM address set	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	DDRAM / CGRAM address range: DDRAM 00h ~ 3Fh CGRAM 40h ~ 7Fh
ICONRAM address set	0	0	1	0	IA4	IA3	IA2	IA1	IA0	ICONRAM address, electronic volume and test byte address range: ICONRAM 00h ~ 0Fh EV 10h (electronic volume byte), TE 11h (test byte)
Write Data	1	D7	D6	D5	D4	D3	D2	D1	D0	Write DDRAM / CGRAM / ICONRAM
Read Data	1	D7	D6	D5	D4	D3	D2	D1	D0	Read DDRAM / CGRAM / ICONRAM or registers data (NOTE1)
NOP	0	0	0	0	0	0	0	0	0	Non-operation Instruction
Test	0	0	0	1	1	*	*	*	*	Don' t use this Instruction.

NOTES:

- 1. "-": Don' t care
- 2. "*": Don' t use



^{3:} Instruction execution time depends on the internal process time of S6A0093, therefore it is necessary to provide a time larger than one MPU interface cycle time (tc) between execution of two successive instructions.

Return Home

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	-

Return Home instruction field makes cursor return home.

DDRAM address is set to 00h from AC and the cursor returns to 00h position. The contents of DDRAM are not changed.

Double Height Mode

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	0	DH2	DH1

Double Height mode instruction field selects double height line type.

DH2, DH1 = 00: normal display line mode (default)

01: COM1 \sim COM16 is a double height,

COM17 ~ COM24 is normal

10: 1) 2-line mode: normal display

2) 3-line mode: COM1 ~ COM8 is normal

COM9 ~ COM24 is a double height

11: normal display




Figure 10. 3 Line Normal Mode Display (DH2, DH1 = 00)




Figure 11. COM1 ~ 16 is a Double Height Line, COM17 ~ 24 is Normal (DH2, DH1 = 01)






Figure 12. COM1 ~ 8 is Normal, COM9 ~ COM24 is a Double Height Line (DH2, DH1 = 10)




Figure 13. 2-line Normal Mode Display (DH2, DH1 = 00)




Figure 14. COM1 ~ COM16 is a Double Height Line (DH2, DH1 = 01)



Power Save Set

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	1	os	PS

Power Save instruction field is used to control the oscillator and to set or to reset the power save mode.

OS: oscillator ON / OFF control Bit

When OS = "High", oscillator is turned ON

When OS = "Low", oscillator is turned OFF (default)

PS: power save ON / OFF control bit

When PS = "High", power save mode is turned ON

When PS = "Low", power save mode is turned OFF (default)

Function Set

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	0	N	S	CG

N: display line mode Instruction field selects 2 line or 3 line display mode

When N = "High", 3 line display mode

When N = "Low", 2 line display mode (default)

S: data shift direction of common

S sets the shift direction of common display data

When S = "High", COM right shift

When S = "Low", COM left shift (default)

(refer to table 9)

CG: CGRAM enable bit

When CG = "High", CGRAM can be accessed and you can use this RAM for eight special character area. (00h - 07h = **CGRAM** font display)

When CG = "Low", CGRAM is disabled. CGROM (00h~07h) can be accessed and the additional current consumption is saved by using this mode (default). (00h - 07h = **CGROM** font display)



Line Shift Mode

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	0	LS2	LS1

Line Shift mode instruction field selects the DD RAM to be displayed in first line.

LS2, LS1 = 00: DDRAM line 1 shows at the first line of LCD (default).

01: DDRAM line 2 shows at the first line of LCD.

10: DDRAM line 3 shows at the first line of LCD.

11: DDRAM line 4 shows at the first line of LCD.




Figure 15. Line Shift Mode Display at 3 Line LCD




Figure 16. Line Shift Mode Display at 2 Line LCD

Bias Control

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	1	-	BS

Bias Control instruction field sets LCD bias voltages generated internally.

This bit is used when the internal voltage follower is ON.

BS = 0: 1/5 bias (default) 1: 1/4 bias (V2 = V3)



Power Control Set

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	VC	VR	VF

Power Control instruction field sets voltage regulator/ converter/ follower on / off.

VC: voltage converter circuit control bit

When VC= "High", voltage converter is turned ON.

When VC = "Low", voltage converter is turned OFF (default).

VR: voltage regulator circuit control bit

When VR = "High", voltage regulator is turned ON.

When VR = "Low", voltage regulator is turned OFF (default).

VF: voltage follower circuit control bit

When VF = "High", voltage follower is turned ON.

When VF = "Low", voltage follower is turned OFF (default).

*NOTE: The oscillation circuit must be turned on for the voltage converter circuit to be active.

Display Control

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	1	С	В	D

Display Control instruction field controls cursor / blink / display ON / OFF.

C: cursor ON / OFF control bit

When C = "High", cursor is turned ON.

When C = "Low", cursor is disappeared in current display (default).

B: cursor blink ON / OFF control bit

When C = "High" and B = "High", S6A0093 make LCD alternate between inverting display character and normal display character at the cursor position with about a half second.

On the contrary, if C = "Low", only a normal character is displayed regardless of "B" flag.

When B = "Low", blink is OFF (default).


D: display ON / OFF control bit

When D = "High", entire display is turned ON.

When D = "Low", display is turned OFF, but display data are remained in DDRAM (default).



Table 11. Cursor Attributes



DD/CG RAM Address Set

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

DD/CG RAM Address Set instruction field sets DDRAM / CGRAM address.

Before writing / reading data into / from the RAM, set the address by RAM Address Set instruction. Next, when data are written / read in succession, the address is automatically increased by 1. After accessing 7Fh, the address of AC is 00h.

The address ranges are 00h ~ 7Fh.



Table 12. DD/CG RAM Address Mapping

Address	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00h							DDRA	M line	1 (00h	~ 0Fh))					
10h							DDRA	M line	2 (10h	~ 1Fh))					
20h							DDRA	M line	3 (20h	~ 2Fh))					
30h							DDRA	M line	4 (30h	~ 3Fh))					
40h			CG	RAM (patterr	า 0)					CG	RAM ((patterr	า 1)		
50h			CG	RAM (patterr	າ 2)					CG	RAM (patterr	າ 3)		
60h		CGRAM (pattern 4) CGRAM (pattern 5)														
70h			CG	RAM (patterr	n 6)					CG	RAM ((patterr	n 7)		

ICONRAM Address Set

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	IA4	IA3	IA2	IA1	IA0

ICONRAM Address Set instruction field sets ICONRAM / Registers address.

Before writing/reading data into/from the ICON RAM, set the address by ICONRAM Address Set instruction. Next, when data are written/read in succession, the address is automatically increased by 1. The 5 icons at a time can blink, if C and B bits of the display instructions are enabled. The blink attributes of ICON are same as the cursor blink. For accessing DD/CGRAM, the DD/CGRAM Address Set instruction should be set before. After accessing 0Fh, the address of ICONRAM address is 00h. The ICONRAM address ranges are 00h ~ 1Fh.

Table 13. ICONRAM Address Mapping

Addres	5 0		1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00h								ICON	RAM	(00h ~	- 0Fh)						
10h	E١	/	TE							Rese	erved						

EV: electronic volume register (10h) - default (00000)

TE: test register (Do not use) (11h)

When the EV and TE registers are written, the address counter (AC) is not increased.



Write Data

RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	D7	D6	D5	D4	D3	D2	D1	D0

This instruction field make S6A0093 write binary 8-bit data to DDRAM / CGRAM / ICONRAM or register. The RAM address to be written into is determined by previous DD/CGRAM Address Set or ICONRAM Address Set instruction. After writing operation, the address is automatically increased by 1.

Read Data

	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Ī	1	D7	D6	D5	D4	D3	D2	D1	D0

DDRAM / CGRAM / ICONRAM data read instruction.

Each RAM is selected by address set instruction. And then you can read the RAM data. You can get correct RAM data from second read transaction. The first read data after setting RAM address is dummy data, so the correct RAM data come from the second read transaction. After reading operation, the address is increased by 1 automatically.



INITIALIZING & POWER SAVE MODE SETUP

HARDWARE RESET

When RESETB pin = "Low", S6A0093 can be initialized as the following state.

- (1) Control display ON / OFF instruction
 - C = 0: cursor OFF
 - B = 0: blink OFF
 - D = 0: display OFF
- (2) Power save set instruction
 - OS = 0: oscillator OFF
 - PS = 0: power save OFF
- (3) Power control set instruction
 - VR = 0: voltage regulator OFF
 - VC = 0: voltage converter OFF
 - VF = 0: voltage follower OFF
- (4) Function set instruction
 - N = 0: 2 line display mode
 - S = 0: COM left shift
 - CG = 0: CGRAM is not used.
- (5) Return Home

Address counter = 00h

- (6) Electronic contrast control register: 10h = (0, 0, 0, 0, 0)
- (7) In case of 4-bit interface mode selection S6A0093 considers the first 4-bit data from MPU as the high order bits.
- *NOTE: If initialization is not done by the RESETB pin at application, unknown condition might result. Then you can initialize by instruction.





Figure 17. RESET Timing



INITIALIZING AND POWER SAVE SETUP

Initializing by Instruction



NOTE:

At command 5 and 6, the internal RAM should be cleared.

To clear DDRAM, Set address at 00h (first DDRAM) and then write 20h (space character code) 64 times


To clear CGRAM, set address at 40h (first CGRAM) and then write 00h (null data) 64 times

To clear ICONRAM, set ICONRAM address at 00h (first ICONRAM) and then write 00h (null data) 16 times.




Sleep Mode Set or Release by Instruction

a) Sleep Mode Set




b) Sleep Mode Release




Recommendation of Power ON / OFF Sequence

a) Power ON Sequence



b) Power OFF Sequence





LCD DRIVING POWER SUPPLY CIRCUIT

The Power Supply Circuit produces LCD panel driving voltage at low power consumption. The LCD Driving Power Supply circuit consists of Voltage converter, Voltage regulator, and Voltage follower. It is controlled by power control instruction. Table 14 shows how the LCD Driving Power Supply circuit works by power control instruction sets.

Table 14. Power Supply Control Mode Set

VC VR VF	Voltage converter	Voltage regulator	Voltage follower	VOUT pin	VR pin	V0, V1, V2, V3, V4 pin
1 1 1	Enable	Enable	Enable	Internal voltage output	Used for voltage adjustment	Internal voltage output
0 1 1	Disable	Enable	Enable	External voltage input	Used for voltage adjustment	Internal voltage output
0 0 1	Disable	Disable	Enable	Open	Open	V1~V4: internal voltage output V0: external voltage input
0 0 0	Disable	Disable	Disable	Open	Open	V0~V4: external voltage input

NOTE: SEC recommendation is to use only the case listed above table.

VOLTAGE CONVERTER

The Voltage Converter circuit generates positive 4time voltage of 1.8V that is generated internally. VOUT is generated from the voltage converter. And this conversion voltage is used in the built-in Voltage regulator circuit. This application circuit is same as 3-times DC/DC converter.




Figure 18. DC/DC Converter Output and Circuit



VOLTAGE REGULATOR

The Voltage Regulator circuit is used to obtain an appropriate LCD panel driving voltage. This voltage is obtained by adjusting resistors Ra and Rb as shown in equation (1) or (2), and by setting electronic contrast control data bits, see equation (3) or (4).

The potential of V0 Pin can be adjusted within VOUT - VREF. VREF is the internal constant voltage source of the chip and this value is 2.0V in the condition VDD \geq 2.4V

The REF selects which voltage is used for voltage regulator between the external VEXT and the internal VREF.

■ Voltage regulation by adjusting resistors Ra, Rb

When REF is "Low"

$$V0 = (1 + \frac{Rb}{Ra}) \times VREF --- (1)$$

When REF is "High"

$$V0 = (1 + \frac{Rb}{Ra}) \times VEXT --- (2)$$

The internal VREF of voltage regulator has the temperature compensation function, and the temperature coefficient is about 0.0%°C.




Figure 19. Voltage Regulator Circuit

ELECTRONIC CONTRAST CONTROL (32 STEPS)

Electronic Contrast Control data bits is 10h = (C4, C3, C2, C1, C0). Voltage regulation is adjusted as 32-contrast step according to the value of Electronic Contrast Control data bits. LCD drive voltage V0 has one of 32 voltage values if 5-bit data is set to the electronic contrast control register (ICONRAM address 10h). When using the Electronic Contrast Control function, you need to turn the voltage regulators on using power control instruction.

Table 15. Electronic Contrast Control Register

No.	C 7	C6	C5	C4	C 3	C2	C1	C0	na	V0	Contrast
1	-	-	-	0	0	0	0	0	0α (default)	Maximum	High
2	-	-	-	0	0	0	0	1	1α		
3	•	-	-	0	0	0	1	0	2α		
4	-	-	-	0	0	0	1	1	3α		
-											•
-											•
31	-	-	-	1	1	1	1	0	30 α		•
32	•	-	-	1	1	1	1	1	31α	Minimum	Low

("-": Don' t care)






Figure 20. Electronic Contrast Control Circuit

VOLTAGE GENERATOR CIRCUIT




Figure 21. When Built-in Power Supply is used (VC, VR, VF = 1, 1, 1)




Figure 22. When External Power Supply is used



MPU INTERFACE




Figure 23. Parallel Interfacing with 8080-series Microprocessors




Figure 24. Parallel Interfacing with 6800-series Microprocessors







Figure 25. Clock Synchronized Serial Interfacing with any Microprocessors




APPLICATION INFORMATION FOR LCD PANEL

Chip Bottom & Lower View (S bit = "0", DIRS = "0")




Chip Bottom & Upper View (S bit = "1", DIRS = "1")






41

Chip Top & Lower View (S bit = "0", DIRS = "1")




Chip Top & Upper View (S bit = "1", DIRS = "0")





FRAME FREQUENCY

1/17 Duty (2-line mode)




1-line Selection Period = 16 Clocks

One Frame = $16 \times 17 \times 36.8 \, \mu s = 10.0 \, ms$ (1 Clock = $36.8 \, \mu s$ at fOSC = $27.2 \, kHz$)

Frame Frequency = 1 / 10.0 ms = 100 Hz

1/25 Duty (3-line mode)



1-line Selection Period = 16 Clocks

One Frame = $16 \times 25 \times 25 \mu s = 10.0 \text{ ms}$ (1 Clock = $25 \mu s$ at fOSC = 40 kHz)

Frame Frequency = 1 / 10.0 ms = 100 Hz

MAXIMUM ABSOLUTE RATINGS

Table 16. Maximum Absolute Ratings

Characteristic	Symbol	Value	Unit
Power supply voltage (1)	VDD	-0.3 to + 7.0	V
Power supply voltage (2)	VOUT, V0	-0.3 to + 8.0	V
Power supply voltage (3)	V1, V2, V3, V4	-0.3 to V0	V
Input voltage	VIN	-0.3 to VDD+0.3	V
Operating temperature	TOPR	-40 to +85	°C
Storage temperature	Tstg	-55 to +125	°C

NOTES:

1. All the voltage levels are based on VSS = 0V.

2. Voltage greater than above may damage the circuit.

Voltage level: $VOUT \ge V0 \ge VDD \ge VSS$

3. Voltage level: $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$



ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS

Table 17. DC Characteristics

 $(VDD = 2.4V \text{ to } 3.6V, Ta = -40 \text{ to } +85 ^{\circ}C)$

(VDD = 2.4V to 3.6V, 1a = -40 to +85								
Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	
Operating	g voltage	VDD	-	2.4	-	3.6	V	
Supply current		IDD1	Display operation VLCD = 6V without load No access from MPU		-	80		
(VDD: Ta = 2		IDD2	Access operation from MPU (fcyc = 200kHz)	-	-	500	μΑ	
		IDDS1	Sleep operation without load oscillator OFF, power save ON	-	-	5		
Input vo	ltago (1)	VIH	-	0.7VDD		VDD	V	
input voi	Input voltage (1)		-	Vss		0.3VDD	V	
Output voltage		Vон	IOH = -1mA, VDD = 2.4V	VDD- 0.4			V	
	, ,		IOL = 1mA, VDD = 2.4V			0.4		
Input leaka	ige current	lız	VIN = 0V to VDD	-1	-	1	μΑ	
Output leak	age current	loz	VIN = 0V to VDD	-3		3	μΑ	
Doving	:-4	Rcom	Io = ±50μA	-	-	5	1.0	
RON res	sistance	RSEG	Io = ±50μA	-	-	10	kΩ	
Frame fr (interna	equency al OSC)	fFR	VDD = 3V, Ta = 25 °C	70	100	130	Hz	
Voltage	Conversion efficiency	VEF	RL = ∞	95	99	-	%	
converter	Output voltage	Vout	Ta = 25 °C, C = 1μF	6.9	7.2	7.5	V	
Voltage regulator reference voltage		VREF	Ta = 25 °C	1.94	2.0	2.06	V	
LCD drivir	LCD driving voltage		VLCD = V0 - VSS	4.0	-	6.0		

NOTE:

1. RESETB pin is schmitt input (0.8VDD \leq VIH \leq VDD, VSS \leq VIL \leq 0.2VDD).



Table 18. DC Characteristics

 $(VDD = 3.6V \text{ to } 5.5V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

lte	em	Symbol	Condition	Min.	Тур.	Max.	Unit
Operatin	g voltage	VDD	-	3.6	-	5.5	V
Supply	Supply current $(VDD = 5V,$ $Ta = 25 ^{\circ}C)$		Display operation VLCD = 6V without load No access from MPU	1	-	100	
,			Access operation from MPU (fcyc = 200kHz)	-	-	1000	μΑ
		IDDS1	Sleep operation without load oscillator OFF, power save ON		-	10	
Input vo	Input valtage (1)		-	0.7VDD VDD		V	
Input voltage (1)		VIL	-	Vss		0.3VDD	V
Output	Output voltage		IOH = -1mA, VDD = 4.0V	VDD- 0.4			V
			IOL = 1mA, VDD = 4.0V			0.4	
Input leaka	age current	lız	VIN = 0V to VDD	-1	-	1	μΑ
Output leak	age current	loz	VIN = 0V to VDD	-3		3	μΑ
PON ros	sistance	RCOM	$Io = \pm 50\mu A$	5		5	kΩ
TON 163	Sistance	RSEG	$Io = \pm 50\mu A$	-	-	10	KZZ
	requency al OSC)	fFR	VDD = 5V, Ta = 25 °C	70	100	130	Hz
Voltage	Conversion efficiency	VEF	RL = ∞	95	99	-	%
converter	Output voltage	Vout	Ta = 25 °C, C = 1μF	6.9	7.2	7.5	V
	Voltage regulator reference voltage		Ta = 25 °C	1.94	2.0	2.06	V
LCD drivi	LCD driving voltage		VLCD = V0 - VSS	4.0	-	6.0	

NOTE:

1. RESETB pin is schmitt input (0.8VDD \leq VIH \leq VDD, VSS \leq VIL \leq 0.2VDD).



AC CHARACTERISTICS

Parallel Write Interface (68 Mode)

 $(VDD = 2.4V \text{ to } 3.6V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

			.0 10 .00 0		
Characteristic	Symbol	Min.	Тур.	Max.	Unit
E_RD cycle time	TC	650	-	-	
Pulse rise / fall time	tR,tF	-	-	25	
E_RD pulse width high	TWH	450	-	-	
E_RD pulse width low	TWL	150	-	-	no
RS and CSB setup time	tSU1	60	-	-	ns
RS and CSB hold time	tH1	30	-	-	
DB setup time	tSU2	100	-	-	
DB hold time	tH2	50	-	-	

 $(VDD = 3.6V \text{ to } 5.5V, Ta = -40 \text{ to } +85 ^{\circ}C)$

Characteristic	Symbol	Min.	Тур.	Max.	Unit
E_RD cycle time	TC	350	-	-	
Pulse rise / fall time	tR,tF	-	-	25	
E_RD pulse width high	TWH	250	-	-	
E_RD pulse width low	TWL	150	-	-	ne
RS and CSB setup time	tSU1	40	-	-	ns
RS and CSB hold time	tH1	10	-	-	
DB setup time	tSU2	40	-	-	
DB hold time	tH2	10	-	-	




Figure 26. Write Timing Diagram (68-series)



Parallel Read Interface (68 Mode)

 $(VDD = 2.4V \text{ to } 3.6V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

	,	10 10 100 0			
Characteristic	Symbol	Min.	Тур.	Max.	Unit
E_RD cycle time	tC	650	-	-	
Pulse rise / fall time	tR,tF	-	-	25	
E_RD pulse width high	tWH	450	-	-	
E_RD pulse width low	tWL	150	-	-	nc
RS and CSB setup time	tsu	60	-	-	ns
RS and CSB hold time	tH	30	-	-	
DB output delay time	tD	100	-	-	
DB output hold time	tDH	50	-	-	

 $(VDD = 3.6V \text{ to } 5.5V, Ta = -40 \text{ to } +85 ^{\circ}C)$

Characteristic	Symbol	Min.	Тур.	Max.	Unit
E_RD cycle time	tC	650	-	-	
Pulse rise / fall time	tR,tF	-	-	25	
E_RD pulse width high	tWH	450	-	-	
E_RD pulse width low	tWL	150	-	-	nc
RS and CSB setup time	tsu	60	-	-	ns
RS and CSB hold time	tH	30	-	-	
DB output delay time	tD	100	-	-	
DB output hold time	tDH	50	-	-	




Figure 27. Read Timing Diagram (68-seres)



Parallel Write Interface (80 Mode)

 $(VDD = 2.4V \text{ to } 3.6V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

Characteristic	Symbol	Min.	Тур.	Max.	Unit
RW_WR cycle time	tC	650	-	-	
Pulse rise / fall time	tR,tF	-	-	25	
RW_WR pulse width high	tWH	150	-	-	
RW_WR pulse width low	tWL	450	-	-	nc
RS and CSB setup time	tSU1	60	-	-	ns
RS and CSB hold time	tH1	30	-	-	
DB setup time	tSU2	100	-	-	
DB hold time	tH2	50	-	-	

 $(VDD = 3.6V \text{ to } 5.5V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

(VBB = 0.0V to 0.0V, Tu =						
Characteristic	Symbol	Min.	Тур.	Max.	Unit	
RW_WR cycle time	tC	350	-	-		
Pulse rise / fall time	tR,tF	-	-	25		
RW_WR pulse width high	tWH	100	-	-		
RW_WR pulse width low	tWL	250	-	-	no	
RS and CSB setup time	tSU1	40	-	-	ns	
RS and CSB hold time	tH1	10	-	-		
DB setup time	tSU2	40	-	-		
DB hold time	tH2	10	-	-	1	




Figure 28. Write Timing Diagram (80-series)



Parallel Read Interface (80 Mode)

 $(VDD = 2.4V \text{ to } 3.6V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

Characteristic	Symbol	Min.	Тур.	Max.	Unit
E_RD cycle time	tC	650	-	-	
Pulse rise / fall time	tR,tF	-	-	25	
E_RD pulse width high	tWH	150	-	-	
E_RD pulse width low	tWL	450	-	-	no
RS and CSB setup time	tsu	60	-	-	ns
RS and CSB hold time	tH	30	-	-	
DB output delay time	tD	100	-	-	
DB output hold time	tDH	50	-	-	

 $(VDD = 3.6V \text{ to } 5.5V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

		(12			DE CICT to CICT, I'M I'C to I'C C		
Characteristic	Symbol	Min.	Тур.	Max.	Unit		
E_RD cycle time	tC	650	-	-	ns		
Pulse rise / fall time	tR,tF	-	-	25			
E_RD pulse width high	tWH	150	-	-			
E_RD pulse width low	tWL	450	-	-			
RS and CSB setup time	tsu	60	-	-			
RS and CSB hold time	tH	30	-	-			
DB output delay time	tD	100	-	-			
DB output hold time	tDH	50	-	-			




Figure 29. Read Timing Diagram (80-series)



Clock Synchronized Serial Mode

 $(VDD = 2.4V \text{ to } 3.6V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

Characteristic	Symbol	Min	Тур	Max	Unit
SCL clock cycle time	tC	1000	-	-	
Pulse rise / fall time	tR,tF	-	-	25	
SCL clock width (high, low)	tW	300	-	-	
CSB setup time	tSU1	150	-	-	
CSB hold time	tH1	700	-	-	ns
RS data setup time	tSU2	50	-	-	
RS data hold time	tH2	300	-	-	
SI data setup time	tSU3	50	-	-	
SI data hold time	tH3	50			

 $(VDD = 2.4V \text{ to } 3.6V, Ta = -40 \text{ to } +85 \, ^{\circ}C)$

Characteristic	Symbol	Min	Тур	Max	Unit
SCL clock cycle time	tC	600	-	-	
Pulse rise / fall time	tR,tF	-	-	25	
SCL clock width (high, low)	tW	200	-	-	
CSB setup time	tSU1	100	-	-	ns
CSB hold time	tH1	400	-	-	
RS data setup time	tSU2	50	-	-	
RS data hold time	tH2	200	-	-	
SI data setup time	tSU3	40	-	-	
SI data hold time	tH3	40			




Figure 30. Clock Synchronized Serial Interface Mode Timing Diagram

