8. SED1565 Series

Contents

GENERAL DESCRIPTION	8-1
FEATURES	8-1
BLOCK DIAGRAM	8-3
PIN DIMENSIONS	8-4
PIN DESCRIPTIONS	8-20
DESCRIPTION OF FUNCTIONS	8-24
COMMANDS	8-48
COMMAND DESCRIPTION	8-57
ABSOLUTE MAXIMUM RATINGS	8-63
DC CHARACTERISTICS	8-64
TIMING CHARACTERISTICS	8-72
THE MPU INTERFACE (REFERENCE EXAMPLES)	8-80
CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE)	8-81
CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLES)	8-82
A SAMPLE TCP PIN ASSIGNMENT	8-83
EXTERNAL VIEW OF TCP PINS	8-84
NOTICE	8-85

GENERAL DESCRIPTION

The SED1565 Series is a series of single-chip dot matrix liquid crystal display drivers that can be connected directly to a microprocessor bus. 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM and the chip generates a liquid crystal drive signal independent of the microprocessor. Because the chips in the SED1565 Series contain 65 × 132 bits of display data RAM and there is a 1-to-1 correspondence between the liquid crystal panel pixels and the internal RAM bits, these chips enable displays with a high degree of freedom.

The SED1565 Series chips contain 65 common output circuits and 132 segment output circuits, so that a single chip can drive a 65×132 dot display (capable of displaying 8 columns \times 4 rows of a 16 \times 16 dot kanji font). The SED1567 Series chips contain 33 common output circuits and 132 segment output circuits, so that a single chip can drive 33×132 dot display (capable of displaying 8 columns \times 2 rows of 16 \times 16 dot kanji fonts). Thanks to the built-in 55 common output circuits and 132 segment output circuits, the SED1568*** is capable of displaying 55×132 dots (11 columns \times 4 lines using 11×12 dots Kanji font) with a single chip. The SED1569 Series chips contain 53 common output circuits and 132 segment output circuits, so that a single chip can drive 53×132 dot display (capable of displaying 11 columns \times 4 rows of 11 \times 12 dot kanji fonts). Moreover, the capacity of the display can be extended through the use of master/slave structures between chips.

The chips are able to minimize power consumption because no external operating clock is necessary for the display data RAM read/write operation. Furthermore, because each chip is equipped internally with a low-power liquid crystal driver power supply, resistors for liquid crystal driver power voltage adjustment and a display clock CR oscillator circuit, the SED1565 Series chips can be used to create the lowest power display system with the fewest components for high-performance portable devices.

FEATURES

 Direct display of RAM data through the display data RAM

RAM bit data: "1" Non-illuminated

"0" Illuminated

(during normal display)

• RAM capacity $65 \times 132 = 8580$ bits

• Display driver circuits

SED1565***: 65 common output and 132 segment outputs

SED1566***: 49 common output and 132 segment

SED1567***: 33 common outputs and 132 segment outputs

SED1568***: 55 common outputs and 132 segment outputs

SED1569***: 53 common outputs and 132 segment outputs

 High-speed 8-bit MPU interface (The chip can be connected directly to the both the 80x86 series MPUs and the 68000 series MPUs)
 /Serial interfaces are supported.

• Abundant command functions

Display data Read/Write, display ON/OFF, Normal/Reverse display mode, page address set, display start line set, column address set, status read, display all points ON/OFF, LCD bias set, electronic volume, read/modify/write, segment driver direction select, power saver, static indicator, common output status select, V5 voltage regulation internal resistor ratio set.

- Static drive circuit equipped internally for indicators.
 (1 system, with variable flashing speed.)
- Low-power liquid crystal display power supply circuit equipped internally.

Booster circuit (with Boost ratios of Double/Triple/ Quad, where the step-up voltage reference power supply can be input externally)

High-accuracy voltage adjustment circuit (Thermal gradient -0.05%/°C or -0.2%/°C or external input) V5 voltage regulator resistors equipped internally, V1 to V4 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.

- CR oscillator circuit equipped internally (external clock can also be input)
- Extremely low power consumption Operating power when the built-in power supply is used (an example)

SED1565D0B 81 μA (VDD – VSS = VDD – VSS2 = /SED1565DBB 3.0 V, Quad voltage, V5 – VDD = – 11.0 V)

SED1566D0B 43 μA (VDD – VSS = VDD – VSS2 = /SED1566DBB 3.0 V, Triple voltage, V5 – VDD = – 8.0 V)

SED1567D0B 29 μA (VDD – VSS = VDD – VSS2 = /SED1567DBB 3.0 V, Triple voltage, V5 – VDD = – 8.0 V)

SED1568D0B/SED1568DBB

/SED1569D0B/SED1569DBB

 46μ A (VDD – VSS = VDD – VSS2 = 3.0 V, Triple voltage, V5 – VDD = – 8.0 V)

Conditions: When all displays are in white and the normal mode is selected (see page 60 *12 for details of the conditions).

Power supply

Operable on the low 1.8 voltage

Logic power supply VDD – VSS = 1.8 V to –5.5 V Boost reference voltage: VDD – VSS2 = 1.8 V to –6.0 V

Liquid crystal drive power supply: VDD - V5 = -4.5 V to -16.0 V

- Wide range of operating temperatures: -40 to 85°C
- CMOS process
- Shipping forms include bare chip and TCP.
- These chips not designed for resistance to light or resistance to radiation.

Series Specifications


Product Name	Duty	Bias	SED Dr	COM Dr	VREG Temperature Gradient	Shipping Forms
SED1565D0B /SED1565DBB	1/65	1/9, 1/7	132	65	−0.05%/°C	Bare Chip
SED1565T0*	1/65	1/9, 1/7	132	65	−0.05%/°C	TCP
SED1565D1B	1/65	1/9, 1/7	132	65	−0.2%/°C	Bare Chip
* SED1565T1*	1/65	1/9, 1/7	132	65	−0.2%/°C	TCP
SED1565D2B	1/65	1/9, 1/7	132	65	External Input	Bare Chip
* SED1565T2*	1/65	1/9, 1/7	132	65	External Input	TCP
SED1566Dов /SED1566Dвв	1/49	1/8, 1/6	132	49	−0.05%/°C	Bare Chip
SED1566T0*	1/49	1/8, 1/6	132	49	−0.05%/°C	TCP
SED1566D1B	1/49	1/8, 1/6	132	49	−0.2%/°C	Bare Chip
* SED1566T1*	1/49	1/8, 1/6	132	49	−0.2%/°C	TCP
SED1566D2B	1/49	1/8, 1/6	132	49	External Input	Bare Chip
* SED1566T2*	1/49	1/8, 1/6	132	49	External Input	TCP
SED1567D _{0B} /SED1567D _{BB}	1/33	1/6, 1/5	132	33	−0.05%/°C	Bare Chip
SED1567T0*	1/33	1/6, 1/5	132	33	−0.05%/°C	TCP
SED1567D1B	1/33	1/6, 1/5	132	33	−0.2%/°C	Bare Chip
* SED1567T1*	1/33	1/6, 1/5	132	33	−0.2%/°C	TCP
SED1567D2B	1/33	1/6, 1/5	132	33	External Input	Bare Chip
* SED1567T2*	1/33	1/6, 1/5	132	33	External Input	TCP
SED1568D0B /SED1568DBB	1/55	1/8, 1/6	132	55	−0.05%/°C	Bare Chip
SED1569D0B /SED1569DBB	1/53	1/8, 1/6	132	53	−0.05%/°C	Bare Chip
* SED1569T0*	1/53	1/8, 1/6	132	53	−0.05%/°C	TCP

^{* :} Under development


8–2 EPSON

BLOCK DIAGRAM

Example: SED1565***



PIN DIMENSIONS



8–4 EPSON

SED1565*** Pad Center Coordinates

Units: um

PAD	PIN	X	Y
No.	Name	Λ	1
1	(NC)	4973	1246
2	FRS	4853	
3	FR	4734	
4	CL	4614	
5	DOF	4494	
6	TEST0	4375	
7	Vss	4255	
8	CS1	4136	
9	CS2	4016	
10	Vdd	3896	
11	RES	3777	
12	A0	3657	
13	Vss	3538	
14	WR, R/W	3418	
15	RD, E	3298	
16	VDD	3179	
17	D0	3059	
18	D1	2940	
19	D2	2820	
20	D3	2700	
21	D4	2581	
22	D5	2461	
23	D6, SCL	2342	
24	D7, SI	2222	
25	(NC)	2119	
26	VDD	2030	
27	VDD	1941	
28	VdD	1852	
29	Vdd	1763	
30	Vss	1674	
31	Vss	1585	
32	Vss	1496	
33	Vss2	1407	
34	Vss2	1318	
35	Vss2	1229	
36	Vss2	1140	
37	(NC)	1051	
38	Vout	962	
39	Vout	873	
40	CAP3-	784	▼

PAD	PIN	37	37
No.	Name	X	Y
41	CAP3-	695	1246
42	(NC)	605	
43	CAP1+	516	
44	CAP1+	427	
45	CAP1-	338	
46	CAP1-	249	
47	CAP2-	160	
48	CAP2-	71	
49	CAP2+	-18	
50	CAP2+	-107	
51	Vss	-196	
52	Vss	-285	
53	Vrs	-374	
54	Vrs	-463	
55	Vdd	-552	
56	Vdd	-641	
57	V1	-730	
58	V1	-819	
59	V2	-908	
60	V2	-997	
61	(NC)	-1086	
62	V3	-1176	
63	V3	-1265	
64	V4	-1354	
65	V4	-1443	
66	V5	-1532	
67	V5	-1621	
68	(NC)	-1710	
69	VR	-1799	
70	VR	-1888	
71	Vdd	-1977	
72	Vdd	-2066	
73	TEST1	-2155	
74	TEST1	-2244	
75	TEST2	-2333	
76	TEST2	-2422	
77	(NC)	-2511	
78	TEST3	-2600	
79	TEST3	-2689	
80	TEST4	-2778	▼

		J	Jnits: µm
PAD	PIN		
No.	Name	X	Y
81	TEST4	-2867	1246
82	(NC)	-2957	
83	Vdd	-3059	
84	M/S	-3179	
85	CLS	-3298	
86	Vss	-3418	
87	C86	-3538	
88	P/S	-3657	
89	Vdd	-3777	
90	HPM	-3896	
91	Vss	-4016	
92	IRS	-4136	
93	Vdd	-4255	
94	TEST5	-4375	
95	TEST6	-4494	
96	TEST7	-4614	
97	TEST8	-4734	
98	TEST9	-4853	
99	(NC)	-4973	▼
100	(NC)	-5252	1248
101	COM31		1163
102	COM30		1090
103	COM29		1017
104	COM28		945
105	COM27		872
106	COM26		799
107	COM25		727
108	COM24		654
109	COM23		581
110	COM22		509
111	COM21		436
112	COM20		363
113	COM19		291
114	COM18		218
115	COM17		145
116	COM16		73
117	COM15		0
118	COM14		-73
119	COM13	↓	-145
120	COM12	▼	-218

Units: µm

ſ	PAD	PIN	X	Y
	No.	Name	Λ	1
Ī	121	COM11	-5252	-291
	122	COM10		-363
	123	COM9		-436
	124	COM8		-509
	125	COM7		-581
	126	COM6		-654
	127	COM5		-727
	128	COM4		-800
	129	COM3		-872
	130	COM2		-945
	131	COM1		-1018
	132	COM0		-1090
	133	COMS		-1163
	134	(NC)	▼	-1248
	135	(NC)	-5009	-1246
	136	(NC)	-4924	
	137	(NC)	-4853	
	138	(NC)	-4781	
	139	SEG0	-4709	
	140	SEG1	-4637	
	141	SEG2	-4565	
	142	SEG3	-4493	
	143	SEG4	-4421	
	144	SEG5	-4349	
	145	SEG6	-4277	
	146	SEG7	-4206	
	147	SEG8	-4134	
	148	SEG9	-4062	
	149	SEG10	-3990	
	150	SEG11	-3918	
	151	SEG12	-3846	
	152	SEG13	-3774	
	153	SEG14	-3702	
	154	SEG15	-3630	
	155	SEG16	-3559	
	156	SEG17	-3487	
	157	SEG18	-3415	
	158	SEG19	-3343	
	159	SEG20	-3271	↓
1	160	SEG21	-3199	, 7

PAD	PIN		
No.	Name	X	Y
		2127	1046
161	SEG22	-3127	-1246
162	SEG23	-3055	
163	SEG24	-2983	
164	SEG25	-2912	
165	SEG26	-2840	
166	SEG27	-2768	
167	SEG28	-2696	
168	SEG29	-2624	
169	SEG30	-2552	
170	SEG31	-2480	
171	SEG32	-2408	
172	SEG33	-2336	
173	SEG34	-2265	
174	SEG35	-2193	
175	SEG36	-2121	
176	SEG37	-2049	
177	SEG38	-1977	
178	SEG39	-1905	
179	SEG40	-1833	
180	SEG41	-1761	
181	SEG42	-1689	
182	SEG43	-1618	
183	SEG44	-1546	
184	SEG45	-1474	
185	SEG46	-1402	
186	SEG47	-1330	
187	SEG48	-1258	
188	SEG49	-1186	
189	SEG50	-1114	
190	SEG51	-1042	
191	SEG52	-971	
192	SEG53	-899	
193	SEG54	-827	
194	SEG55	-755	
195	SEG56	-683	
196	SEG57	-611	
197	SEG58	-539	
198	SEG59	-467	
199	SEG60	-395	
200	SEG61	-324	▼

			Jiito, puii
PAD	PIN	v	V
No.	Name	X	Y
201	SEG62	-252	-1246
202	SEG63	-180	
203	SEG64	-108	
204	SEG65	-36	
205	SEG66	36	
206	SEG67	108	
207	SEG68	180	
208	SEG69	252	
209	SEG70	324	
210	SEG71	395	
211	SEG72	467	
212	SEG73	539	
213	SEG74	611	
214	SEG75	683	
215	SEG76	755	
216	SEG77	827	
217	SEG78	899	
218	SEG79	971	
219	SEG80	1042	
220	SEG81	1114	
221	SEG82	1186	
222	SEG83	1258	
223	SEG84	1330	
224	SEG85	1402	
225	SEG86	1474	
226	SEG87	1546	
227	SEG88	1618	
228	SEG89	1689	
229	SEG90	1761	
230	SEG91	1833	
231	SEG92	1905	
232	SEG93	1977	
233	SEG94	2049	
234	SEG95	2121	
235	SEG96	2193	
236	SEG97	2265	
237	SEG98	2336	
238	SEG99	2408	
239	SEG100	2480	
240	SEG101	2552	♦

8–6 EPSON

Units: µm

PAD	PIN	37	**
No.	Name	X	Y
241	SEG102	2624	-1246
242	SEG103	2696	
243	SEG104	2768	
244	SEG105	2840	
245	SEG106	2912	
246	SEG107	2983	
247	SEG108	3055	
248	SEG109	3127	
249	SEG110	3199	
250	SEG111	3271	
251	SEG112	3343	
252	SEG113	3415	
253	SEG114	3487	
254	SEG115	3558	
255	SEG116	3630	
256	SEG117	3702	
257	SEG118	3774	
258	SEG119	3846	
259	SEG120	3918	
260	SEG121	3990	
261	SEG122	4062	
262	SEG123	4134	
263	SEG124	4206	
264	SEG125	4277	
265	SEG126	4349	
266	SEG127	4421	
267	SEG128	4493	
268	SEG129	4565	
269	SEG130	4637	
270	SEG131	4709	
271	(NC)	4781	
272	(NC)	4853	
273	(NC)	4924	
274	(NC)	5009	▼
275	(NC)	5252	-1248
276	COM32		-1163
277	COM33		-1090
278	COM34		-1018
279	COM35		-945
280	COM36	▼	-872

PAD	PIN	••	
No.	Name	X	Y
281	COM37	5252	-800
282	COM38		-727
283	COM39		-654
284	COM40		-581
285	COM41		-509
286	COM42		-436
287	COM43		-363
288	COM44		-291
289	COM45		-218
290	COM46		-145
291	COM47		-73
292	COM48		0
293	COM49		73
294	COM50		145
295	COM51		218
296	COM52		291
297	COM53		363
298	COM54		436
299	COM55		509
300	COM56		581
301	COM57		654
302	COM58		727
303	COM59		799
304	COM60		872
305	COM61		945
306	COM62		1017
307	COM63		1090
308	COMS		1163
309	(NC)	+	1248

SED1566*** Pad Center Coordinates

Units: µm

PAD	PIN	37	3.7
No.	Name	X	Y
1	(NC)	4973	1246
2	FRS	4853	
3	FR	4734	
4	CL	4614	
5	DOF	4494	
6	TEST0	4375	
7	Vss	4255	
8	CS1	4136	
9	CS2	4016	
10	Vdd	3896	
11	RES	3777	
12	A0	3657	
13	Vss	3538	
14	\overline{WR} , R/ \overline{W}	3418	
15	RD, E	3298	
16	Vdd	3179	
17	D0	3059	
18	D1	2940	
19	D2	2820	
20	D3	2700	
21	D4	2581	
22	D5	2461	
23	D6, SCL	2342	
24	D7, SI	2222	
25	(NC)	2119	
26	Vdd	2030	
27	Vdd	1941	
28	Vdd	1852	
29	Vdd	1763	
30	Vss	1674	
31	Vss	1585	
32	Vss	1496	
33	Vss2	1407	
34	Vss2	1318	
35	Vss2	1229	
36	Vss2	1140	
37	(NC)	1051	
38	Vout	962	
39	Vout	873	
40	CAP3-	784	▼

			I
PAD	PIN	X	Y
No.	Name	Λ	1
41	CAP3-	695	1246
42	(NC)	605	
43	CAP1+	516	
44	CAP1+	427	
45	CAP1-	338	
46	CAP1-	249	
47	CAP2-	160	
48	CAP2-	71	
49	CAP2+	-18	
50	CAP2+	-107	
51	Vss	-196	
52	Vss	-285	
53	Vrs	-374	
54	Vrs	-463	
55	Vdd	-552	
56	Vdd	-641	
57	V1	-730	
58	V ₁	-819	
59	V2	-908	
60	V2	-997	
61	(NC)	-1086	
62	V3	-1176	
63	V3	-1265	
64	V4	-1354	
65	V4	-1443	
66	V ₅	-1532	
67	V ₅	-1621	
68	(NC)	-1710	
69	VR	-1799	
70	VR	-1888	
71	Vdd	-1977	
72	Vdd	-2066	
73	TEST1	-2155	
74	TEST1	-2244	
75	TEST2	-2333	
76	TEST2	-2422	
77	(NC)	-2511	
78	TEST3	-2600	
79	TEST3	-2689	
80	TEST4	-2778	V

		Ĺ	nits: μm
PAD	PIN	37	3.7
No.	Name	X	Y
81	TEST4	-2867	1246
82	(NC)	-2957	
83	Vdd	-3059	
84	M/S	-3179	
85	CLS	-3298	
86	Vss	-3418	
87	C86	-3538	
88	P/S	-3657	
89	Vdd	-3777	
90	HPM	-3896	
91	Vss	-4016	
92	IRS	-4136	
93	Vdd	-4255	
94	TEST5	-4375	
95	TEST6	-4494	
96	TEST7	-4614	
97	TEST8	-4734	
98	TEST9	-4853	
99	(NC)	-4973	♦
100	(NC)	-5252	1248
101	(NC)		1163
102	(NC)		1090
103	COM23		1017
104	(NC)		945
105	COM22		872
106	(NC)		799
107	COM21		727
108	COM20		654
109	COM19		581
110	COM18		509
111	COM17		436
112	COM16		363
113	COM15		291
114	COM14		218
115	COM13		145
116	COM12		73
117	COM11		0
118	COM10		-73
119	COM9		-145
120	COM8	▼	-218

8–8 EPSON

Units: um

PAD	PIN	X	Y
No.	Name	Λ	1
121	COM7	-5252	-291
122	COM6		-363
123	COM5		-436
124	COM4		-509
125	COM3		-581
126	COM2		-654
127	COM1		-727
128	(NC)		-800
129	COM0		-872
130	(NC)		-945
131	COMS		-1018
132	(NC)		-1090
133	(NC)		-1163
134	(NC)	▼	-1248
135	(NC)	-5009	-1246
136	(NC)	-4924	
137	(NC)	-4853	
138	(NC)	-4781	
139	SEG0	-4709	
140	SEG1	-4637	
141	SEG2	-4565	
142	SEG3	-4493	
143	SEG4	-4421	
144	SEG5	-4349	
145	SEG6	-4277	
146	SEG7	-4206	
147	SEG8	-4134	
148	SEG9	-4062	
149	SEG10	-3990	
150	SEG11	-3918	
151	SEG12	-3846	
152	SEG13	-3774	
153	SEG14	-3702	
154	SEG15	-3630	
155	SEG16	-3559	
156	SEG17	-3487	
157	SEG18	-3415	
158	SEG19	-3343	
159	SEG20	-3271	
160	SEG21	-3199	▼

PAD	PIN	X	Y
No.	Name	Λ	1
161	SEG22	-3127	-1246
162	SEG23	-3055	
163	SEG24	-2983	
164	SEG25	-2912	
165	SEG26	-2840	
166	SEG27	-2768	
167	SEG28	-2696	
168	SEG29	-2624	
169	SEG30	-2552	
170	SEG31	-2480	
171	SEG32	-2408	
172	SEG33	-2336	
173	SEG34	-2265	
174	SEG35	-2193	
175	SEG36	-2121	
176	SEG37	-2049	
177	SEG38	-1977	
178	SEG39	-1905	
179	SEG40	-1833	
180	SEG41	-1761	
181	SEG42	-1689	
182	SEG43	-1618	
183	SEG44	-1546	
184	SEG45	-1474	
185	SEG46	-1402	
186	SEG47	-1330	
187	SEG48	-1258	
188	SEG49	-1186	
189	SEG50	-1114	
190	SEG51	-1042	
191	SEG52	-971	
192	SEG53	-899	
193	SEG54	-827	
194	SEG55	-755	
195	SEG56	-683	
196	SEG57	-611	
197	SEG58	-539	
198	SEG59	-467	
199	SEG60	-395	
200	SEG61	-324	▼

		l	Jnits: µm
PAD	PIN	37	3.7
No.	Name	X	Y
201	SEG62	-252	-1246
202	SEG63	-180	
203	SEG64	-108	
204	SEG65	-36	
205	SEG66	36	
206	SEG67	108	
207	SEG68	180	
208	SEG69	252	
209	SEG70	324	
210	SEG71	395	
211	SEG72	467	
212	SEG73	539	
213	SEG74	611	
214	SEG75	683	
215	SEG76	755	
216	SEG77	827	
217	SEG78	899	
218	SEG79	971	
219	SEG80	1042	
220	SEG81	1114	
221	SEG82	1186	
222	SEG83	1258	
223	SEG84	1330	
224	SEG85	1402	
225	SEG86	1474	
226	SEG87	1546	
227	SEG88	1618	
228	SEG89	1689	
229	SEG90	1761	
230	SEG91	1833	
231	SEG92	1905	
232	SEG93	1977	
233	SEG94	2049	
234	SEG95	2121	
235	SEG96	2193	
236	SEG97	2265	
237	SEG98	2336	
238	SEG99 SEG100	2408 2480	
239	SEG100 SEG101	2552	
240	SEGIUI	2332	'

Units: μm

PAD	PIN	X	Y
No.	Name	Λ	1
241	SEG102	2624	-1246
242	SEG103	2696	
243	SEG104	2768	
244	SEG105	2840	
245	SEG106	2912	
246	SEG107	2983	
247	SEG108	3055	
248	SEG109	3127	
249	SEG110	3199	
250	SEG111	3271	
251	SEG112	3343	
252	SEG113	3415	
253	SEG114	3487	
254	SEG115	3558	
255	SEG116	3630	
256	SEG117	3702	
257	SEG118	3774	
258	SEG119	3846	
259	SEG120	3918	
260	SEG121	3990	
261	SEG122	4062	
262	SEG123	4134	
263	SEG124	4206	
264	SEG125	4277	
265	SEG126	4349	
266	SEG127	4421	
267	SEG128	4493	
268	SEG129	4565	
269	SEG130	4637	
270	SEG131	4709	
271	(NC)	4781	
272	(NC)	4853	
273	(NC)	4924	
274	(NC)	5009	▼
275	(NC)	5252	-1248
276	(NC)		-1163
277	(NC)		-1090
278	COM24		-1018
279	(NC)		-945
280	COM25		-872

PAD	PIN		
No.	Name	X	Y
281	(NC)	5252	-800
282	COM26		-727
283	COM27		-654
284	COM28		-581
285	COM29		-509
286	COM30		-436
287	COM31		-363
288	COM32		-291
289	COM33		-218
290	COM34		-145
291	COM35		-73
292	COM36		0
293	COM37		73
294	COM38		145
295	COM39		218
296	COM40		291
297	COM41		363
298	COM42		436
299	COM43		509
300	COM44		581
301	COM45		654
302	COM46		727
303	(NC)		799
304	COM47		872
305	(NC)		945
306	COMS		1017
307	(NC)		1090
308	(NC)		1163
309	(NC)	*	1248

8–10 **EPSON**

SED1567*** Pad Center Coordinates

Units: µm

PAD	PIN	X	Y
No.	Name		
1	(NC)	4973	1246
2	FRS	4853	
3	FR	4734	
4	CL	4614	
5	DOF	4494	
6	TEST0	4375	
7	Vss	4255	
8	CS1	4136	
9	CS2	4016	
10	VDD	3896	
11	RES	3777	
12	A0	3657	
13	Vss	3538	
14	WR, R/W	3418	
15	RD, E	3298	
16	VDD	3179	
17	D0	3059	
18	D1	2940	
19	D2	2820	
20	D3	2700	
21	D4	2581	
22	D5	2461	
23	D6, SCL	2342	
24	D7, SI	2222	
25	(NC)	2119	
26	VDD	2030	
27	VDD	1941	
28	VDD	1852	
29	VDD	1763	
30	Vss	1674	
31	Vss	1585	
32	Vss	1496	
33	Vss2	1407	
34	Vss2	1318	
35	Vss2	1229	
36	Vss2	1140	
37	(NC)	1051	
38	Vout	962	
39	Vout	873	
40	CAP3-	784	♦

PAD	PIN	37	**
No.	Name	X	Y
41	CAP3-	695	1246
42	(NC)	605	
43	CAP1+	516	
44	CAP1+	427	
45	CAP1-	338	
46	CAP1-	249	
47	CAP2-	160	
48	CAP2-	71	
49	CAP2+	-18	
50	CAP2+	-107	
51	Vss	-196	
52	Vss	-285	
53	Vrs	-374	
54	Vrs	-463	
55	Vdd	-552	
56	Vdd	-641	
57	V ₁	-730	
58	V ₁	-819	
59	V2	-908	
60	V2	-997	
61	(NC)	-1086	
62	V3	-1176	
63	V3	-1265	
64	V4	-1354	
65	V4	-1443	
66	V ₅	-1532	
67	V ₅	-1621	
68	(NC)	-1710	
69	VR	-1799	
70	VR	-1888	
71	Vdd	-1977	
72	Vdd	-2066	
73	TEST1	-2155	
74	TEST1	-2244	
75	TEST2	-2333	
76	TEST2	-2422	
77	(NC)	-2511	
78	TEST3	-2600	
79	TEST3	-2689	
80	TEST4	-2778	\

		U	Jnits: μm
PAD	PIN		
No.	Name	X	Y
81	TEST4	-2867	1246
82	(NC)	-2957	
83	Vdd	-3059	
84	M/S	-3179	
85	CLS	-3298	
86	Vss	-3418	
87	C86	-3538	
88	P/S	-3657	
89	Vdd	-3777	
90	HPM	-3896	
91	Vss	-4016	
92	IRS	-4136	
93	Vdd	-4255	
94	TEST5	-4375	
95	TEST6	-4494	
96	TEST7	-4614	
97	TEST8	-4734	
98	TEST9	-4853	
99	(NC)	-4973	♦
100	(NC)	-5252	1248
101	COM15		1163
102	COM15		1090
103	COM14		1017
104	COM14		945
105	COM13		872
106	COM13		799
107	COM12		727
108	COM12		654
109	COM11		581
110	COM11		509
111	COM10		436
112	COM10		363
113	COM9		291
114	COM9		218
115	COM8		145
116	COM8		73
117	COM7		0
118	COM7		-73
119	COM6		-145
120	COM6	T	-218

EPSON 8-11

Units: µm

		1	
PAD	PIN	X	Y
No.	Name	Λ	1
121	COM5	-5252	-291
122	COM5		-363
123	COM4		-436
124	COM4		-509
125	COM3		-581
126	COM3		-654
127	COM2		-727
128	COM2		-800
129	COM1		-872
130	COM1		-945
131	COM0		-1018
132	COM0		-1090
133	COMS		-1163
134	(NC)	♦	-1248
135	(NC)	-5009	-1246
136	(NC)	-4924	
137	(NC)	-4853	
138	(NC)	-4781	
139	SEG0	-4709	
140	SEG1	-4637	
141	SEG2	-4565	
142	SEG3	-4493	
143	SEG4	-4421	
144	SEG5	-4349	
145	SEG6	-4277	
146	SEG7	-4206	
147	SEG8	-4134	
148	SEG9	-4062	
149	SEG10	-3990	
150	SEG11	-3918	
151	SEG12	-3846	
152	SEG13	-3774	
153	SEG14	-3702	
154	SEG15	-3630	
155	SEG16	-3559	
156	SEG17	-3487	
157	SEG18	-3415	
158	SEG19	-3343	
159	SEG20	-3271	
160	SEG21	-3199	▼

PAD	PIN	37	3.7
No.	Name	X	Y
161	SEG22	-3127	-1246
162	SEG23	-3055	
163	SEG24	-2983	
164	SEG25	-2912	
165	SEG26	-2840	
166	SEG27	-2768	
167	SEG28	-2696	
168	SEG29	-2624	
169	SEG30	-2552	
170	SEG31	-2480	
171	SEG32	-2408	
172	SEG33	-2336	
173	SEG34	-2265	
174	SEG35	-2193	
175	SEG36	-2121	
176	SEG37	-2049	
177	SEG38	-1977	
178	SEG39	-1905	
179	SEG40	-1833	
180	SEG41	-1761	
181	SEG42	-1689	
182	SEG43	-1618	
183	SEG44	-1546	
184	SEG45	-1474	
185	SEG46	-1402	
186	SEG47	-1330	
187	SEG48	-1258	
188	SEG49	-1186	
189	SEG50	-1114	
190	SEG51	-1042	
191	SEG52	-971	
192	SEG53	-899	
193	SEG54	-827	
194	SEG55	-755	
195	SEG56	-683	
196	SEG57	-611	
197	SEG58	-539	
198	SEG59	-467	
199	SEG60	-395	
200	SEG61	-324	<u> </u>

			Jints. µm
PAD	PIN	X	Y
No.	Name	Λ	I
201	SEG62	-252	-1246
202	SEG63	-180	
203	SEG64	-108	
204	SEG65	-36	
205	SEG66	36	
206	SEG67	108	
207	SEG68	180	
208	SEG69	252	
209	SEG70	324	
210	SEG71	395	
211	SEG72	467	
212	SEG73	539	
213	SEG74	611	
214	SEG75	683	
215	SEG76	755	
216	SEG77	827	
217	SEG78	899	
218	SEG79	971	
219	SEG80	1042	
220	SEG81	1114	
221	SEG82	1186	
222	SEG83	1258	
223	SEG84	1330	
224	SEG85	1402	
225	SEG86	1474	
226	SEG87	1546	
227	SEG88	1618	
228	SEG89	1689	
229	SEG90	1761	
230	SEG91	1833	
231	SEG92	1905	
232	SEG93	1977	
233	SEG94	2049	
234	SEG95	2121	
235	SEG96	2193	
236	SEG97	2265	
237	SEG98	2336	
238	SEG99	2408	
239	SEG100	2480	
240	SEG101	2552	•

8–12 **EPSON**

Units: µm

PAD	PIN	37	3.7	
No.	Name	X	Y	
241	SEG102	2624	-1246	
242	SEG103	2696		
243	SEG104	2768		
244	SEG105	2840		
245	SEG106	2912		
246	SEG107	2983		
247	SEG108	3055		
248	SEG109	3127		
249	SEG110	3199		
250	SEG111	3271		
251	SEG112	3343		
252	SEG113	3415		
253	SEG114	3487		
254	SEG115	3558		
255	SEG116	3630		
256	SEG117	3702		
257	SEG118	3774		
258	SEG119	3846		
259	SEG120	3918		
260	SEG121	3990		
261	SEG122	4062		
262	SEG123	4134		
263	SEG124	4206		
264	SEG125	4277		
265	SEG126	4349		
266	SEG127	4421		
267	SEG128	4493		
268	SEG129	4565		
269	SEG130	4637		
270	SEG131	4709		
271	(NC)	4781		
272	(NC)	4853		
273	(NC)	4924		
274	(NC)	5009	♦	
275	(NC)	5252	-1248	
276	COM16		-1163	
277	COM16		-1090	
278	COM17		-1018	
279	COM17		-945	
280	COM18	*	-872	

PAD	PIN		
No.	Name	X	Y
281	COM18	5252	-800
282	COM19		-727
283	COM19		-654
284	COM20		-581
285	COM20		-509
286	COM21		-436
287	COM21		-363
288	COM22		-291
289	COM22		-218
290	COM23		-145
291	COM23		-73
292	COM24		0
293	COM24		73
294	COM25		145
295	COM25		218
296	COM26		291
297	COM26		363
298	COM27		436
299	COM27		509
300	COM28		581
301	COM28		654
302	COM29		727
303	COM29		799
304	COM30		872
305	COM30		945
306	COM31		1017
307	COM31		1090
308	COMS		1163
309	(NC)	♦	1248

SED1568*** Pad Center Coordinates

Units: µm

PAD	PIN	37	37
No.	Name	X	Y
1	(NC)	4973	1246
2	FRS	4853	
3	FR	4734	
4	CL	4614	
5	DOF	4494	
6	TEST0	4375	
7	Vss	4255	
8	CS1	4136	
9	CS2	4016	
10	Vdd	3896	
11	RES	3777	
12	A0	3657	
13	Vss	3538	
14	WR, R/W	3418	
15	RD, E	3298	
16	Vdd	3179	
17	D0	3059	
18	D1	2940	
19	D2	2820	
20	D3	2700	
21	D4	2581	
22	D5	2461	
23	D6, SCL	2342	
24	D7, SI	2222	
25	(NC)	2119	
26	Vdd	2030	
27	Vdd	1941	
28	Vdd	1852	
29	Vdd	1763	
30	Vss	1674	
31	Vss	1585	
32	Vss	1496	
33	Vss2	1407	
34	Vss2	1318	
35	Vss2	1229	
36	Vss2	1140	
37	(NC)	1051	
38	Vout	962	
39	Vout	873	
40	CAP3-	784	♦

PAD	PIN	v	W.
No.	Name	X	Y
41	CAP3-	695	1246
42	(NC)	605	
43	CAP1+	516	
44	CAP1+	427	
45	CAP1-	338	
46	CAP1-	249	
47	CAP2-	160	
48	CAP2-	71	
49	CAP2+	-18	
50	CAP2+	-107	
51	Vss	-196	
52	Vss	-285	
53	Vrs	-374	
54	Vrs	-463	
55	Vdd	-552	
56	Vdd	-641	
57	V ₁	-730	
58	V ₁	-819	
59	V2	-908	
60	V2	-997	
61	(NC)	-1086	
62	V3	-1176	
63	V3	-1265	
64	V4	-1354	
65	V4	-1443	
66	V5	-1532	
67	V5	-1621	
68	(NC)	-1710	
69	VR	-1799	
70	VR	-1888	
71	Vdd	-1977	
72	Vdd	-2066	
73	TEST1	-2155	
74	TEST1	-2244	
75	TEST2	-2333	
76	TEST2	-2422	
77	(NC)	-2511	
78	TEST3	-2600	
79	TEST3	-2689	
80	TEST4	-2778	▼

		(Jints: μm
PAD	PIN	37	***
No.	Name	X	Y
81	TEST4	-2867	1246
82	(NC)	-2957	
83	Vdd	-3059	
84	M/S	-3179	
85	CLS	-3298	
86	Vss	-3418	
87	C86	-3538	
88	P/S	-3657	
89	Vdd	-3777	
90	HPM	-3896	
91	Vss	-4016	
92	IRS	-4136	
93	Vdd	-4255	
94	TEST5	-4375	
95	TEST6	-4494	
96	TEST7	-4614	
97	TEST8	-4734	
98	TEST9	-4853	
99	(NC)	-4973	♦
100	(NC)	-5252	1248
101	(NC)		1163
102	COM26		1090
103	(NC)		1017
104	COM25		945
105	COM25		872
106	COM23		799
107	COM22		727
108	COM21		654
109	COM20		581
110	COM19		509
111	COM18		436
112	COM17		363
113	COM16		291
114	COM15		218
115	COM14		145
116	COM13		73
117	COM12		0
118	COM11		-73
119	COM10		-145
120	COM9	▼	-218

8–14 EPSON

Units: µm

PAD	PIN	X	Y
No.	Name	Λ	1
121	COM8	-5252	-291
122	COM7		-363
123	COM6		-436
124	COM5		-509
125	COM4		-581
126	COM3		-654
127	COM2		-727
128	COM1		-800
129	(NC)		-872
130	COM0		-945
131	(NC)		-1018
132	COMS		-1090
133	(NC)		-1163
134	(NC)	♦	-1248
135	(NC)	-5009	-1246
136	(NC)	-4924	
137	(NC)	-4853	
138	(NC)	-4781	
139	SEG0	-4709	
140	SEG1	-4637	
141	SEG2	-4565	
142	SEG3	-4493	
143	SEG4	-4421	
144	SEG5	-4349	
145	SEG6	-4277	
146	SEG7	-4206	
147	SEG8	-4134	
148	SEG9	-4062	
149	SEG10	-3990	
150	SEG11	-3918	
151	SEG12	-3846	
152	SEG13	-3774	
153	SEG14	-3702	
154	SEG15	-3630	
155	SEG16	-3559	
156	SEG17	-3487	
157	SEG18	-3415	
158	SEG19	-3343	
159	SEG20	-3271	
160	SEG21	-3199	\

PAD	PIN	X	Y
No.	Name	Λ	1
161	SEG22	-3127	-1246
162	SEG23	-3055	
163	SEG24	-2983	
164	SEG25	-2912	
165	SEG26	-2840	
166	SEG27	-2768	
167	SEG28	-2696	
168	SEG29	-2624	
169	SEG30	-2552	
170	SEG31	-2480	
171	SEG32	-2408	
172	SEG33	-2336	
173	SEG34	-2265	
174	SEG35	-2193	
175	SEG36	-2121	
176	SEG37	-2049	
177	SEG38	-1977	
178	SEG39	-1905	
179	SEG40	-1833	
180	SEG41	-1761	
181	SEG42	-1689	
182	SEG43	-1618	
183	SEG44	-1546	
184	SEG45	-1474	
185	SEG46	-1402	
186	SEG47	-1330	
187	SEG48	-1258	
188	SEG49	-1186	
189	SEG50	-1114	
190	SEG51	-1042	
191	SEG52	-971	
192	SEG53	-899	
193	SEG54	-827	
194	SEG55	-755	
195	SEG56	-683	
196	SEG57	-611	
197	SEG58	-539	
198	SEG59	-467	
199	SEG60	-395	
200	SEG61	-324	*

		,	Jnits: μm
PAD	PIN		
No.	Name	X	Y
201	SEG62	-252	-1246
202	SEG63	-180	
203	SEG64	-108	
204	SEG65	-36	
205	SEG66	36	
206	SEG67	108	
207	SEG68	180	
208	SEG69	252	
209	SEG70	324	
210	SEG71	395	
211	SEG72	467	
212	SEG73	539	
213	SEG74	611	
214	SEG75	683	
215	SEG76	755	
216	SEG77	827	
217	SEG78	899	
218	SEG79	971	
219	SEG80	1042	
220	SEG81	1114	
221	SEG82	1186	
222	SEG83	1258	
223	SEG84	1330	
224	SEG85	1402	
225	SEG86	1474	
226	SEG87	1546	
227	SEG88	1618	
228	SEG89	1689	
229	SEG90	1761	
230	SEG91	1833	
231	SEG92	1905	
232	SEG93	1977	
233	SEG94	2049	
234	SEG95	2121	
235	SEG96	2193	
236	SEG97	2265	
237	SEG98	2336	
238	SEG99	2408	
239	SEG100	2480	
240	SEG101	2552	*

Units: μm

PAD	PIN	X	Y	
No.	Name	A	Y	
241	SEG102	2624	-1246	
242	SEG103	2696		
243	SEG104	2768		
244	SEG105	2840		
245	SEG106	2912		
246	SEG107	2983		
247	SEG108	3055		
248	SEG109	3127		
249	SEG110	3199		
250	SEG111	3271		
251	SEG112	3343		
252	SEG113	3415		
253	SEG114	3487		
254	SEG115	3558		
255	SEG116	3630		
256	SEG117	3702		
257	SEG118	3774		
258	SEG119	3846		
259	SEG120	3918		
260	SEG121	3990		
261	SEG122	4062		
262	SEG123	4134		
263	SEG124	4206		
264	SEG125	4277		
265	SEG126	4349		
266	SEG127	4421		
267	SEG128	4493		
268	SEG129	4565		
269	SEG130	4637		
270	SEG131	4709		
271	(NC)	4781		
272	(NC)	4853		
273	(NC)	4924		
274	(NC)	5009	♦	
275	(NC)	5252	-1248	
276	(NC)		-1163	
277	COM27		-1090	
278	(NC)		-1018	
279	COM28		-945	
280	(NC)	\ \	-872	

PAD	PIN	X	3.7
No.	Name	Λ	Y
281	COM29	5252	-800
282	COM30		-727
283	COM31		-654
284	COM32		-581
285	COM33		-509
286	COM34		-436
287	COM35		-363
288	COM36		-291
289	COM37		-218
290	COM38		-145
291	COM39		-73
292	COM40		0
293	COM41		73
294	COM42		145
295	COM43		218
296	COM44		291
297	COM45		363
298	COM46		436
299	COM47		509
300	COM48		581
301	COM48		654
302	COM50		727
303	COM51		799
304	COM52		872
305	COM53		945
306	(NC)		1017
307	COMS		1090
308	(NC)		1163
309	(NC)	+	1248

8–16 **EPSON**

SED1569*** Pad Center Coordinates

Units: um

PAD	PIN		
No.	Name	X	Y
1	(NC)	4973	1246
2	FRS	4853	1240
3	FR	4734	
4	CL	4614	
5	DOF	4494	
6	TEST0	4375	
7	Vss	4255	
8	CS1	4136	
9	CS2	4016	
10	VDD	3896	
11	RES	3777	
12	A0	3657	
13	Vss	3538	
14	\overline{WR} , R/ \overline{W}	3418	
15	\overline{RD} , E	3298	
16	V _{DD}	3179	
17	D0	3059	
18	D1	2940	
19	D2	2820	
20	D3	2700	
21	D4	2581	
22	D5	2461	
23	D6, SCL	2342	
24	D7, SI	2222	
25	(NC)	2119	
26	Vdd	2030	
27	Vdd	1941	
28	Vdd	1852	
29	Vdd	1763	
30	Vss	1674	
31	Vss	1585	
32	Vss	1496	
33	Vss2	1407	
34	Vss2	1318	
35	Vss2	1229	
36	Vss2	1140	
37	(NC)	1051	
38	Vout	962	
39	Vout	873	
40	CAP3-	784	▼

PAD	PIN	X	Y
No.	Name	Λ	1
41	CAP3-	695	1246
42	(NC)	605	
43	CAP1+	516	
44	CAP1+	427	
45	CAP1-	338	
46	CAP1-	249	
47	CAP2-	160	
48	CAP2-	71	
49	CAP2+	-18	
50	CAP2+	-107	
51	Vss	-196	
52	Vss	-285	
53	Vrs	-374	
54	Vrs	-463	
55	Vdd	-552	
56	Vdd	-641	
57	V1	-730	
58	V ₁	-819	
59	V2	-908	
60	V2	-997	
61	(NC)	-1086	
62	V3	-1176	
63	V3	-1265	
64	V4	-1354	
65	V4	-1443	
66	V5	-1532	
67	V5	-1621	
68	(NC)	-1710	
69	VR	-1799	
70	VR	-1888	
71	Vdd	-1977	
72	Vdd	-2066	
73	TEST1	-2155	
74	TEST1	-2244	
75	TEST2	-2333	
76	TEST2	-2422	
77	(NC)	-2511	
78	TEST3	-2600	
79	TEST3	-2689	
80	TEST4	-2778	*

		U	Jnits: μm
PAD	PIN		
No.	Name	X	Y
81	TEST4	-2867	1246
82	(NC)	-2957	
83	Vdd	-3059	
84	M/S	-3179	
85	CLS	-3298	
86	Vss	-3418	
87	C86	-3538	
88	P/S	-3657	
89	Vdd	-3777	
90	HPM	-3896	
91	Vss	-4016	
92	IRS	-4136	
93	Vdd	-4255	
94	TEST5	-4375	
95	TEST6	-4494	
96	TEST7	-4614	
97	TEST8	-4734	
98	TEST9	-4853	
99	(NC)	-4973	₩
100	(NC)	-5252	1248
101	(NC)		1163
102	COM25		1090
103	(NC)		1017
104	COM24		945
105	(NC)		872
106	COM23		799
107	COM22		727
108	COM21		654
109	COM20		581
110	COM19		509
111	COM18		436
112	COM17		363
113	COM16		291
114	COM15		218
115	COM14		145
116	COM13		73
117	COM12		0
118	COM11		-73
119	COM10		-145
120	COM9	▼	-218

Units: µm

DAD	DIM		
PAD	PIN	X	Y
No.	Name		201
121	COM8	-5252	-291
122	COM7		-363
123	COM6		-436
124	COM5		-509
125	COM4		-581
126	COM3		-654
127	COM2		-727
128	COM1		-800
129	(NC)		-872
130	COM0		-945
131	(NC)		-1018
132	COMS		-1090
133	(NC)		-1163
134	(NC)	▼	-1248
135	(NC)	-5009	-1246
136	(NC)	-4924	
137	(NC)	-4853	
138	(NC)	-4781	
139	SEG0	-4709	
140	SEG1	-4637	
141	SEG2	-4565	
142	SEG3	-4493	
143	SEG4	-4421	
144	SEG5	-4349	
145	SEG6	-4277	
146	SEG7	-4206	
147	SEG8	-4134	
148	SEG9	-4062	
149	SEG10	-3990	
150	SEG11	-3918	
151	SEG12	-3846	
152	SEG13	-3774	
153	SEG14	-3702	
154	SEG15	-3630	
155	SEG16	-3559	
156	SEG17	-3487	
157	SEG18	-3415	
158	SEG19	-3343	
159	SEG20	-3271	
160	SEG21	-3199	

PAD	PIN	X	Y
No.	Name		
161	SEG22	-3127	-1246
162	SEG23	-3055	
163	SEG24	-2983	
164	SEG25	-2912	
165	SEG26	-2840	
166	SEG27	-2768	
167	SEG28	-2696	
168	SEG29	-2624	
169	SEG30	-2552	
170	SEG31	-2480	
171	SEG32	-2408	
172	SEG33	-2336	
173	SEG34	-2265	
174	SEG35	-2193	
175	SEG36	-2121	
176	SEG37	-2049	
177	SEG38	-1977	
178	SEG39	-1905	
179	SEG40	-1833	
180	SEG41	-1761	
181	SEG42	-1689	
182	SEG43	-1618	
183	SEG44	-1546	
184	SEG45	-1474	
185	SEG46	-1402	
186	SEG47	-1330	
187	SEG48	-1258	
188	SEG49	-1186	
189	SEG50	-1114	
190	SEG51	-1042	
191	SEG52	-971	
192	SEG53	-899	
193	SEG54	-827	
194	SEG55	-755	
195	SEG56	-683	
196	SEG57	-611	
197	SEG58	-539	
198	SEG59	-467	
199	SEG60	-395	
200	SEG61	-324	+

		·	nits: μm
PAD	PIN	37	***
No.	Name	X	Y
201	SEG62	-252	-1246
202	SEG63	-180	
203	SEG64	-108	
204	SEG65	-36	
205	SEG66	36	
206	SEG67	108	
207	SEG68	180	
208	SEG69	252	
209	SEG70	324	
210	SEG71	395	
211	SEG72	467	
212	SEG73	539	
213	SEG74	611	
214	SEG75	683	
215	SEG76	755	
216	SEG77	827	
217	SEG78	899	
218	SEG79	971	
219	SEG80	1042	
220	SEG81	1114	
221	SEG82	1186	
222	SEG83	1258	
223	SEG84	1330	
224	SEG85	1402	
225	SEG86	1474	
226	SEG87	1546	
227	SEG88	1618	
228	SEG89	1689	
229	SEG90	1761	
230	SEG91	1833	
231	SEG92	1905	
232	SEG93	1977	
233	SEG94	2049	
234	SEG95	2121	
235	SEG96	2193	
236	SEG97	2265	
237	SEG98	2336	
238	SEG99	2408	
239	SEG100	2480	
240	SEG101	2552	▼

8–18 **EPSON**

Units: µm

PAD	PIN	37	3.7
No.	Name	X	Y
241	SEG102	2624	-1246
242	SEG103	2696	
243	SEG104	2768	
244	SEG105	2840	
245	SEG106	2912	
246	SEG107	2983	
247	SEG108	3055	
248	SEG109	3127	
249	SEG110	3199	
250	SEG111	3271	
251	SEG112	3343	
252	SEG113	3415	
253	SEG114	3487	
254	SEG115	3558	
255	SEG116	3630	
256	SEG117	3702	
257	SEG118	3774	
258	SEG119	3846	
259	SEG120	3918	
260	SEG121	3990	
261	SEG122	4062	
262	SEG123	4134	
263	SEG124	4206	
264	SEG125	4277	
265	SEG126	4349	
266	SEG127	4421	
267	SEG128	4493	
268	SEG129	4565	
269	SEG130	4637	
270	SEG131	4709	
271	(NC)	4781	
272	(NC)	4853	
273	(NC)	4924	
274	(NC)	5009	▼
275	(NC)	5252	-1248
276	(NC)		-1163
277	COM26		-1090
278	(NC)		-1018
279	COM27		-945
280	(NC)	▼	-872

PAD	PIN	••		
No.	Name	X	Y	
281	COM28	5252	-800	
282	COM29		-727	
283	COM30		-654	
284	COM31		-581	
285	COM32		-509	
286	COM33		-436	
287	COM34		-363	
288	COM35		-291	
289	COM36		-218	
290	COM37		-145	
291	COM38		-73	
292	COM39		0	
293	COM40		73	
294	COM41		145	
295	COM42		218	
296	COM43		291	
297	COM44		363	
298	COM45		436	
299	COM46		509	
300	COM47		581	
301	COM48		654	
302	COM49		727	
303	COM50		799	
304	(NC)		872	
305	COM51		945	
306	(NC)		1017	
307	COMS		1090	
308	(NC)		1163	
309	(NC)	<u> </u>	1248	

PIN DESCRIPTIONS

Power Supply Pins

Pin Name	I/O	Function							
VDD	Power Supply	Shared with the MPU power supply terminal Vcc.	13						
Vss	Power Supply	This is a 0V terminal connected to the system GND.	9						
Vss2	Power Supply	This is the reference power supply for the step-up voltage circuit for the liquid crystal drive.	4						
VRS	Power Supply	This is the externally-input VREG power supply for the LCD power supply voltage regulator. These are only enabled for the models with the VREG external input option.	2						
V1, V2, V3, V4, V5	Power Supply	This is a multi-level power supply for the liquid crystal drive. The voltage applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. $VDD (= V0) \geq V1 \geq V2 \geq V3 \geq V4 \geq V5$ Master operation: When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command.	10						
		V1 1/9•V5 1/7•V5 1/8•V5 1/6•V5 1/5•V5 1/5•V5 1/8•V5 1/6•V5							
		V4 8/9•V5 6/7•V5 7/8•V5 5/6•V5 5/6•V5 7/8•V5 5/6•V5							

LCD Power Supply Circuit Terminals

Pin Name	I/O	Function	No. of Pins
CAP1+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal.	2
CAP1-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
CAP2+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal.	2
CAP2-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.	2
CAP3-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
Vout	0	DC/DC voltage converter. Connect a capacitor between this terminal and Vss.	2
VR	ı	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. These are only enabled when the V5 voltage regulator internal resistors are not used (IRS = "L"). These cannot be used when the V5 voltage regulator internal resistors are used (IRS = "H").	2

8–20 EPSON

System Bus Connection Terminals

Pin Name	I/O	Function	No. of Pins						
D7 to D0 (SI) (SCL)	I/O	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S = "L"), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are set to high impedance. When the chip select is inactive, D0 to D7 are set to high impedance.							
A0	I	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0 = "H": Indicates that D0 to D7 are display data. A0 = "L": Indicates that D0 to D7 are control data.	1						
RES	I	When RES is set to "L," the settings are initialized. The reset operation is performed by the RES signal level.	1						
CS1 CS2	I	This is the chip select signal. When $\overline{CS1}$ = "L" and $CS2$ = "H," then the chip select becomes active, and data/command I/O is enabled.	2						
RD (E)	I	 When connected to an 8080 MPU, this is active LOW. This pin is connected to the RD signal of the 8080 MPU, and the SED1565 series data bus is in an output status when this signal is "L". When connected to a 6800 Series MPU, this is active HIGH. This is the 68000 Series MPU enable clock input terminal. 	1						
WR (R/W)	I	 When connected to an 8080 MPU, this is active LOW. This terminal connects to the 8080 MPU WR signal. The signals on the data bus are latched at the rising edge of the WR signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When R/W = "H": Read. When R/W = "L": Write. 	1						
C86	I	This is the MPU interface switch terminal. C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 MPU interface.							
P/S	I	This is the parallel data input/serial data input switch terminal. P/S = "H": Parallel data input. P/S = "L": Serial data input. The following applies depending on the P/S status:							
		P/S Data/Command Data Read/Write Serial Clock "H" A0 D0 to D7 RD, WR							
		"L" A0 D0 to D7 RD, WR "L" A0 SI (D7) Write only SCL (D6)							
		When P/S = "L", D0 to D5 are HZ. D0 to D5 may be "H", "L" or Open. RD (E) and WR (P/W) are fixed to either "H" or "L". With serial data input, RAM display data reading is not supported.							

Pin Name	I/O	Function	No. of Pins						
CLS	I	Terminal to select whether or enable or disable the display clock internal oscillator circuit. CLS = "H": Internal oscillator circuit is enabled CLS = "L": Internal oscillator circuit is disabled (requires external input) When CLS = "L", input the display clock through the CL terminal.							
M/S	I	This terminal selects the master/slave operation for the SED1565 Series chips. Master operation outputs the timing signals that are required for the LCD display, while slave operation inputs the timing signals required for the liquid crystal display, synchronizing the liquid crystal display system. M/S = "H": Master operation M/S = "L": Slave operation The following is true depending on the M/S and CLS status:							
		M/S CLS Oscillator Circuit Power Supply CL FR FRS DOF							
		"H" "H" Enabled Enabled Output Output Output Output Uput Output Output Output Output Uput Uput Uput Uput Uput Uput Uput							
CL	I/O	This is the display clock input terminal The following is true depending on the M/S and CLS status. M/S CLS CL "H" "H" Output "L" Input "L" Input "L" Input When the SED1565 Series chips are used in master/slave mode, the	1						
FR	I/O	various CL terminals must be connected. This is the liquid crystal alternating current signal I/O terminal. M/S = "H": Output M/S = "L": Input When the SED1565 Series chip is used in master/slave mode, the various	1						
DOF	I/O	FR terminals must be connected. This is the liquid crystal display blanking control terminal. M/S = "H": Output M/S = "L": Input When the SED1565 Series chip is used in master/slave mode, the various DOF terminals must be connected.							
FRS	0	This is the output terminal for the static drive. This terminal is only enabled when the static indicator display is ON when in master operation mode, and is used in conjunction with the FR terminal.							
IRS	I	This terminal selects the resistors for the V5 voltage level adjustment. IRS = "H": Use the internal resistors IRS = "L": Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal. This pin is enabled only when the master operation mode is selected. It is fixed to either "H" or "L" when the slave operation mode is selected.							
HPM	I	This is the power control terminal for the power supply circuit for liquid crystal drive. HPM = "H": Normal mode HPM = "L": High power mode This pin is enabled only when the master operation mode is selected. It is fixed to either "H" or "L" when the slave operation mode is selected.	1						

8–22 EPSON

Liquid Crystal Drive Terminals

Pin Name	I/O		Function					No. of Pins
SEG0 to SEG131	0	These are the liquid crystal segment drive outputs. Through a combination of the contents of the display RAM and with the FR signal, a single level is selected from VDD, V2, V3, and V5.						132
		RAM DATA	FR	Output	Voltage			
				Normal Display	Reverse Disp	lay		
		Н	Н	VDD	V2			
		Н	L	V5	V3			
		L	Н	V2	VDD			
		L	L	V3	V5			
		Power save	_	V	DD			
COM0	0	These are the	liquid	crystal common d	rive outputs.			
to		Part No.		COM	Part No.			
COMn		SED1565***	COI	M 0 ~ COM 63	SED1565***	64		
		SED1566***	COI	M 0 ~ COM 47	SED1566***	48		
		SED1567***	COI	M 0 ~ COM 31	SED1567***	32		
		SED1568***	COI	M 0 ~ COM 53	SED1568***	54		
		SED1569***	COI	M 0 ~ COM 51	SED1569***	52		
		FR signal, a si	ngle l	tion of the contents evel is selected fro			h the	
		Scan Data	FR H	Output Voltage V5				
		H		V5 VDD				
		L	H	VDD V1				
		L	L	V1				
		Power Save		V ₄				
		1 ower dave		VDD				
COMS	0	These are the COM output terminals for the indicator. Both terminals output the same signal. Leave these open if they are not used. When in master/slave mode, the same signal is output by both master and slave.					2	

Test Terminals

Pin Name	I/O	Function	No. of Pins
TEST0 to 4 TEST7 to 9		These are terminals for IC chip testing. They are set to OPEN.	12
TEST5, 6	I	These are terminals for IC chip testing. They are set to VDD.	2

Total: 288 pins for the SED1565***. 272 pins for the SED1566***. 256 pins for the SED1567***.

DESCRIPTION OF FUNCTIONS The MPU Interface

Selecting the Interface Type

With the SED1565 Series chips, data transfers are done through an 8-bit bi-directional data bus (D7 to D0) or

through a serial data input (SI). Through selecting the P/S terminal polarity to the "H" or "L" it is possible to select either parallel data input or serial data input as shown in Table 1.

Table 1

P/S	CS1	CS2	Α0	RD	WR	C86	D7	D6	D5~D0
H: Parallel Input	CS1	CS2	A0	RD	WR	C86	D7	D6	D5~D0
L: Serial Input	CS1	CS2	A0	_	_	_	SI	SCL	(HZ)

"-" indicates fixed to either "H" or to "L"

The Parallel Interface

When the parallel interface has been selected (P/S = "H"), then it is possible to connect directly to either an

8080-system MPU or a 6800 Series MPU (as shown in Table 2) by selecting the C86 terminal to either "H" or to "L".

Table 2

P/S	CS1	CS2	A0	RD	WR	D7~D0
H: 6800 Series MPU Bus	CS1	CS2	A0	Е	R/W	D7~D0
L: 8080 MPU Bus	CS1	CS2	A0	RD	WR	D7~D0

Moreover, data bus signals are recognized by a combination of A0, \overline{RD} (E), \overline{WR} (R/ \overline{W}) signals, as shown in Table 3.

Table 3

Shared	6800 Series	8080 \$	Series	Function	
A0	R/W	RD	WR	Function	
1	1	0	1	Reads the display data	
1	0	1	0	Writes the display data	
0	1	0	1	Status read	
0	0	1	0	Write control data (command)	

8–24 **EPSON**

The Serial Interface

When the serial interface has been selected (P/S = "L") then when the chip is in active state (CSI = "L" and CS2 = "H") the serial data input (SI) and the serial clock input (SCL) can be received. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of

the eighth serial clock for the processing.

The A0 input is used to determine whether or the serial data input is display data or command data; when A0 = "H", the data is display data, and when A0 = "L" then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.

Figure 1 is a serial interface signal chart.




Figure 1

- * When the chip is not active, the shift registers and the counter are reset to their initial states.
- * Reading is not possible while in serial interface mode.
- * Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.

The Chip Select

The SED1565 Series chips have two chip select terminals: $\overline{CS1}$ and CS2. The MPU interface or the serial interface is enabled only when $\overline{CS1}$ = "L" and CS2 = "H".

When the chip select is inactive, D0 to $\overline{D7}$ enter a high impedance state, and the A0, \overline{RD} , and \overline{WR} inputs are inactive. When the serial interface is selected, the shift register and the counter are reset.

Accessing the Display Data RAM and the Internal Registers

Data transfer at a higher speed is ensured since the MPU is required to satisfy the cycle time (tCYC) requirement alone in accessing the SED1565 Series. Wait time may not be considered.

And, in the SED1565 Series chips, each time data is sent from the MPU, a type of pipeline process between LSIs

is performed through the bus holder attached to the internal data bus.

For example, when the MPU writes data to the display data RAM, once the data is stored in the bus holder, then it is written to the display data RAM before the next data write cycle. Moreover, when the MPU reads the display data RAM, the first data read cycle (dummy) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle.

There is a certain restriction in the read sequence of the display data RAM. Please be advised that data of the specified address is not generated by the read instruction issued immediately after the address setup. This data is generated in data read of the second time. Thus, a dummy read is required whenever the address setup or write cycle operation is conducted.

This relationship is shown in Figure 2.

EPSON 8-25

The Busy Flag

When the busy flag is "1" it indicates that the SED1565 Series chip is running internal processes, and at this time no command aside from a status read will be received. The busy flag is outputted to D7 pin with the

read instruction. If the cycle time (tCYC) is maintained, it is not necessary to check for this flag before each command. This makes vast improvements in MPU processing capabilities possible.




Figure 2

8–26 **EPSON**


Display Data RAM Display Data RAM

The display data RAM is a RAM that stores the dot data for the display. It has a 65 (8 page x 8 bit +1) x 132 bit structure. It is possible to access the desired bit by specifying the page address and the column address. Because, as is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the liquid crystal display common direction, there are few constraints at

the time of display data transfer when multiple SED1565 series chips are used, thus and display structures can be created easily and with a high degree of freedom. Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even

if the display data RAM is accessed asynchronously

during liquid crystal display, it will not cause adverse



effects on the display (such as flickering).

Figure 3

The Page Address Circuit

As shown in Figure 6-4, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access.

Page address 8 (D3, D2, D1, D0 = 1, 0, 0, 0) is the page for the RAM region used only by the indicators, and only display data D0 is used.

The Column Addresses

As is shown in Figure 4, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the incrementation of column addresses stops with 83H. Because the column address is independent of the page address, when moving, for example, from page 0 column 83H to page 1 column 00H, it is necessary to respecify both the page address and the column address.

Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized.

Table 4

SEG Output	SEG0		SEG 131
ADC "0"	0 (H) →	Column Address Column Address	→ 83 (H)
(D0) "1"	83 (H) ←	Column Address	\leftarrow 0 (H)

The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output for SED1565 Series, COM47 output for SED1566 Series and COM31 output for the SED1567 Series when the common output mode is reversed. The display area is a 65 line area for the SED1565 Series, a 49 line are for the SED1566 and a 33 line area for the SED1567 Series from the display start line address.

If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.




Figure 4

8–28 EPSON

The Display Data Latch Circuit

The display data latch circuit is a latch that temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM.

Because the display normal/reverse status, display ON/OFF status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.

The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when M/S = "H" and CLS = "H".

When CLS = "L" the oscillation stops, and the display clock is input through the CL terminal.

Display Timing Generator Circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit using the display clock. The display data is latched into the display data latch circuit synchronized with the display clock, and is output to the data driver output terminal. Reading to the display data liquid crystal driver circuits is completely independent of accesses to the display data RAM by the MPU. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, there is absolutely no adverse effect (such as flickering) on the display.

Moreover, the display timing generator circuit generates the common timing and the liquid crystal alternating current signal (FR) from the display clock. It generates a drive wave form using a 2 frame alternating current drive method, as is shown in Figure 5, for the liquid crystal drive circuit.

Two-frame alternating current drive wave form (SED1565***)




Figure 5

EPSON 8-29

When multiple SED1565 Series chips are used, the slave chips must be supplied the display timing signals (FR, CL, \overline{DOF}) from the master chip[s]. Table 5 shows the status of the FR, CL, and \overline{DOF} signals.

Table 5

	FR	CL	DOF	
Master (M/S = "H")	The internal oscillator circuit is enabled (CLS = "H") The internal oscillator circuit is disabled (CLS = "L")	Output Output	Output Input	Output Output
Slave (M/S = "L")	The internal oscillator circuit is enabled (CLS = "H") The internal oscillator circuit is disabled (CLS = "L")	Input Input	Input Input	Input Input

The Common Output Status Select Circuit

In the SED1565 Series chips, the COM output scan direction can be selected by the common output status select command. (See Table 6.) Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

Table 6

Status	COM Scan Direction								
	SED1565***	SED1566***	SED1567***	SED1568***	SED1569***				
Normal Reverse		$\begin{array}{c} COM0 \to COM47 \\ COM47 \to COM0 \end{array}$			$\begin{array}{c} COM0 \to COM51 \\ COM51 \to COM0 \end{array}$				

The Liquid Crystal Driver Circuits

These are a 197-channel (SED1565 Series), a 181-channel (SED1566 Series) multiplexers 165-channel (SED1567 Series) and a 185-channel (SED1569 Series) that generate four voltage levels for driving the liquid crystal. The combination of the display data, the COM scan signal, and the FR signal produces the liquid crystal drive voltage output.

Figure 6 shows examples of the SEG and COM output wave form.

8–30 **EPSON**




Figure 6

The Power Supply Circuits

The power supply circuits are low-power consumption power supply circuits that generate the voltage levels required for the liquid crystal drivers. They comprise Booster circuits, voltage regulator circuits, and voltage follower circuits. They are only enabled in master operation.

The power supply circuits can turn the Booster circuits, the voltage regulator circuits, and the voltage follower circuits ON of OFF independently through the use of the Power Control Set command. Consequently, it is possible to make an external power supply and the internal power supply function somewhat in parallel. Table 7 shows the Power Control Set Command 3-bit data control function, and Table 8 shows reference combinations.

Table 7 The Control Details of Each Bit of the Power Control Set Command

Item	Sta "1"	itus "0"
D2 Booster circuit control bit	ON	OFF
D1 Voltage regulator circuit (V regulator circuit) control bit	ON	OFF
D0 Voltage follower circuit (V/F circuit) control bit	ON	OFF

Table 8 Reference Combinations

Use Settings	D2	D1	D0	Step-up circuit	V regulator circuit	V/F circuit	External voltage input	Step-up voltage system terminal
① Only the internal power supply is used	1	1	1	0	0	0	Vss2	Used
② Only the V regulator circuit and the V/F circuit are used	0	1	1	X	0	0	Vout, Vss2	Open
③ Only the V/F circuit is used	0	0	1	X	X	0	V5, VSS2	Open
Only the external power supply is used	0	0	0	X	Χ	Х	V1 to V5	Open

^{*} The "step-up system terminals" refer CAP1+, CAP1-, CAP2+, CAP2-, and CAP3-.

The Step-up Voltage Circuits

Using the step-up voltage circuits equipped within the SED1565 Series chips it is possible to product a Quad step-up, a Triple step-up, and a Double step-up of the VDD – VSS2 voltage levels.

Quad step-up: Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP1+ and CAP3-, and between VSS2 and VOUT, to produce a voltage level in the negative direction at the VOUT terminal that is 4 times the voltage level between VDD and VSS2.

Triple step-up: Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2- and between VSS2 and VOUT, and short between CAP3- and VOUT to produce a voltage level in the negative direction at the VOUT terminal that is 3 times the voltage difference between VDD and VSS2.

Double step-up: Connect capacitor C1 between CAP1+ and CAP1-, and between Vss2 and Vout, leave CAP2+ open, and short between CAP2-, CAP3- and Vout to produce a voltage in the negative direction at the Vout terminal that is twice the voltage between VDD and Vss2.

The step-up voltage relationships are shown in Figure 7.

8–32 **EPSON**

^{*} While other combinations, not shown above, are also possible, these combinations are not recommended because they have no practical use.




Figure 7

The Voltage Regulator Circuit

The step-up voltage generated at VouT outputs the liquid crystal driver voltage V5 through the voltage regulator circuit.

Because the SED1565 Series chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume function and internal resistors for the V5 voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components.

Moreover, in the SED1565 Series, three types of thermal gradients have been prepared as VREG options: (1) approximately -0.05%/ $^{\circ}$ C (2) approximately -0.2%/ $^{\circ}$ C, and (3) external input (supplied to the VRs terminal).

(A) When the V5 Voltage Regulator Internal Resistors Are Used

Through the use of the V5 voltage regulator internal resistors and the electronic volume function the liquid crystal power supply voltage V5 can be controlled by commands alone (without adding any external resistors), making it possible to adjust the liquid crystal display brightness. The V5 voltage can be calculated using equation A-1 over the range where | V5 | < | VOUT |.

^{*} The VSS2 voltage range must be set so that the VOUT terminal voltage does not exceed the absolute maximum rated value.

$$\begin{split} V_5 &= \left(1 + \frac{Rb}{Ra}\right) \cdot V_{EV} \\ &= \left(1 + \frac{Rb}{Ra}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG} \\ &\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}\right] \end{split} \tag{Equation A-1}$$




Figure 8

VREG is the IC-internal fixed voltage supply, and its voltage at Ta = 25°C is as shown in Table 9.

Table 9

Equipment Type	Thermal Gradient	Units	VREG	Units
(1) Internal Power Supply	-0.05	[%/°C]	-2.1	[V]
(2) Internal Power Supply	-0.2	[%/°C]	-4.9	[V]
(3) External Input	_	_	VRS	[V]

 α is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 10 shows the value for α depending on the electronic volume register settings.

Table 10

D5	D4	D3	D2	D1	D0	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	0	61
						:
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

Rb/Ra is the V5 voltage regulator internal resistor ratio, and can be set to 8 different levels through the V5 voltage regulator internal resistor ratio set command. The (1 + Rb/Ra) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the V5 voltage regulator internal resistor ratio register.

8–34 EPSON

V5 voltage regulator internal resistance ratio register value and (1 + Rb/Ra) ratio (Reference value)

Table 11

				SEI)1565***	SED1566***					
R	egist	er	Equipment 7	Type by The	rmal Gradient [Units: %/℃]	Equipment Type by Thermal Gradient [Units: %/°C]					
D2	D1	D0	(1) -0.05	(2) -0.2	(3) VREG External Input	(1) -0.05	(2) -0.2	(3) VREG External Input			
0	0	0	3.0	1.3	1.5	3.0	1.3	1.5			
0	0	1	3.5	1.5	2.0	3.5	1.5	2.0			
0	1	0	4.0	1.8	2.5	4.0	1.8	2.5			
0	1	1	4.5	2.0	3.0	4.5	2.0	3.0			
1	0	0	5.0	2.3	3.5	5.0	2.3	3.5			
1	0	1	5.5	2.5	4.0	5.4	2.5	4.0			
1	1	0	6.0	2.8	4.5	5.9	2.8	4.5			
1	1	1	6.4	3.0	5.0	6.4	3.0	5.0			

				SEI	D1567***	SED1568***/SED1569***
R	egist	er	Equipment 1	Type by The	rmal Gradient [Units: %/℃]	Equipment Type by Thermal Gradient [Units: %/°C]
D2	D1	D0	(1) -0.05	(2) -0.2	(3) VREG External Input	-0.05
0	0	0	3.0	1.3	1.5	3
0	0	1	3.5	1.5	2.0	3.5
0	1	0	4.0	1.8	2.5	4
0	1	1	4.5	2.0	3.0	4.5
1	0	0	5.0	2.3	3.5	5
1	0	1	5.4	2.5	4.0	5.4
1	1	0	5.9	2.8	4.5	5.9
1	1	1	6.4	3.0	5.0	6.4

Figs. 9, 10, 11 (for SED1565 Series), 12, 13, 14 (for SED1566 Series) and Figs. 15, 16, 17 show V5 voltage measured by values of the internal resistance ratio resistor for V5 voltage adjustment and electric volume resister for each temperature grade model, when $Ta=25\,^{\circ}C$.




Figure 9: SED1565D0B/SED1565DBB (1) For Models Where the Thermal Gradient = -0.05%/°C




Figure 10: SED1565D1B (2) For Models Where the Thermal Gradient = -0.2%/°C

The V₅ voltage as a function of the V₅ voltage regulator internal resistor ratio register and the electronic volume register.

8–36 **EPSON**




Figure 11: SED1565D2B (3) For models with External Input




Figure 12: SED1566DoB/SED1566DbB (1) For Models Where the Thermal Gradient = -0.05%/°C

The V5 voltage as a function of the V5 voltage regulator internal resistor ratio register and the electronic volume register.




Figure 13: SED1566D1B (2) For Models Where the Thermal Gradient = -0.2%/°C




Figure 14: SED1566D2B (3) For models with External Input

The V₅ voltage as a function of the V₅ voltage regulator internal resistor ratio register and the electronic volume register.

8–38 **EPSON**




Figure 15: SED1567D0B/SED1567DBB (1) For Models Where the Thermal Gradient = -0.05%/°C




Figure 16: SED1567D1B (2) For Models Where the Thermal Gradient = -0.2%/°C

The V5 voltage as a function of the V5 voltage regulator internal resistor ratio register and the electronic volume register.




Figure 17: SED1567D2B (3) For models with External Input




Figure 18: SED1568D0B/SED1568DBB (1) For Models Where the Thermal Gradient = -0.05%/°C

The V₅ voltage as a function of the V₅ voltage regulator internal resistor ratio register and the electronic volume register.

8–40 EPSON




Figure 19: SED1569D_{0B}/SED1569D_{BB} (Temperature Gradient = −0.05%/°C Model

Setup example: When selecting Ta = 25° C and V5 = 7 V for an SED1567 model on which Temperature gradient = -0.05%/°C.

Using Figure 15 and the equation A-1, the following setup is enabled.

At this time, the variable range and the notch width of the V5 voltage is, as shown Table 13, as dependent on the electronic volume.

Table 12

Contents	Register									
Contents	D5	D4	D3	D2	D1	D0				
For V ₅ voltage regulator	_	_	_	0	1	0				
Electronic Volume	1	0	0	1	0	1				

Table 13

V5	Min	Тур	Max	Units
Variable Range	-8.4 (63 levels)	-6.8 (central value)	-5.1 (0 level)	[V]
Notch width		51		[mV]

(B) When an External Resistance is Used (i.e., The V5 Voltage Regulator Internal Resistors Are Not Used) (1)

The liquid crystal power supply voltage V5 can also be set without using the V5 voltage regulator internal resistors (IRS terminal = "L") by adding resistors Ra' and Rb' between VDD and VR, and between VR and V5,

respectively. When this is done, the use of the electronic volume function makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal power supply voltage V5 through commands. In the range where |V5| < |VOUT|, the V5 voltage can be calculated using equation B-1 based on the external resistances Ra' and Rb'.

$$V_{5} = \left(1 + \frac{Rb'}{Ra'}\right) \cdot V_{EV}$$

$$= \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$

$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG} \right] \qquad \text{(Equation B-1)}$$

$$V_{EV} \text{ (fixed voltage power supply + electronic volume)}$$

$$\text{External resistor Ra'}$$

$$V_{5} \text{ External resistor Rb'}$$

Figure 20

Setup example: When selecting $Ta = 25^{\circ}C$ and $V_5 = -7$ V for an SED1567 Series model where the temperature gradient = -0.05%/°C.

When the central value of the electron volume register is (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0), then α = 31 and VREG = -2.1 V so, according to equation B-1,

$$\begin{split} V_5 &= \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG} \\ -11V &= \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot \left(-2.1\right) \text{ (Equation B-2)} \end{split}$$

Moreover, when the value of the current running through Ra' and Rb' is set to $5 \mu A$,

$$Ra' + Rb' = 1.4M\Omega$$
 (Equation B-3)

Consequently, by equations B-2 and B-3,

$$\frac{Rb'}{Ra'} = 3.12$$

$$Ra' = 340k\Omega$$

$$Rb' = 1060k\Omega$$

At this time, the V5 voltage variable range and notch width, based on the electron volume function, is as given in Table 14.

Table 14

V 5	Min	Тур	Max	Units
Variable Range	-8.6 (63 levels)	-7.0 (central value)	-5.3 (0 level)	[V]
Notch width		52		[mV]

8–42 **EPSON**

(C) When External Resistors are Used (i.e. The V5 Voltage Regulator Internal Resistors Are Not Used). (2)

When the external resistor described above are used, adding a variable resistor as well makes it possible to perform fine adjustments on Ra' and Rb', to set the liquid crystal drive voltage V5. In this case, the use of

the electronic volume function makes it possible to control the liquid crystal power supply voltage V5 by commands to adjust the liquid crystal display brightness. In the range where |V5| < |VOUT| the V5 voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistor) and R3 settings, where R2 can be subjected to fine adjustments (Δ R2).

$$V_{5} = \left(1 + \frac{R_{3} + R_{2} - \Delta R_{2}}{R_{1} + \Delta R_{2}}\right) \cdot V_{EV}$$

$$= \left(1 + \frac{R_{3} + R_{2} - \Delta R_{2}}{R_{1} + \Delta R_{2}}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$

$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}\right] \qquad \text{(Equation C-1)}$$

$$V_{DD}$$

$$V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$

$$V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{EV}$$

$$V_{EV} = \left(1 - \frac{\alpha$$

Figure 21

Setup example: When selecting $Ta=25^{\circ}C$ and $V_5=-5$ to -9 V (using R2) for an SED1567 model where the temperature gradient = -0.05%/°C.

When the central value for the electronic volume register is set at (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0),

$$\alpha = 31$$

$$V_{REG} = -2.1V$$

so, according to equation C-1, when Δ R2 = 0 Ω , in order to make V5 = -9 V,

$$-9V = \left(1 + \frac{R_3 + R_2}{R_1}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot \left(-2.1\right)$$
 (Equation C-2)

When $\Delta R_2 = R_2$, in order to make V = -5 V,

$$-5V = \left(1 + \frac{R_3}{R_1 + R_2}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$

(Equation C-3)

Moreover, when the current flowing VDD and V5 is set to 5 μ A,

$$R_1 + R_2 + R_3 = 1.4M\Omega$$
 (Equation C-4) With this, according to equation C-2, C-3 and C-4,

 $R_1 = 264k\Omega$

 $R_2 = 211k\Omega$

 $R_3 = 925k\Omega$

At this time, the V5 voltage variable range and notch width based on the electron volume function is as shown in Table 15.

Table 15

V5	Min	Тур	Max	Units
Variable Range Notch width	-8.7 (63 levels)	-7.0 (central value) 53	-5.3 (0 level)	[V] [mV]

- * When the V5 voltage regulator internal resistors or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from Vout when the Booster circuit is OFF.
- * The VR terminal is enabled only when the V5 voltage regulator internal resistors are not used (i.e. the IRS terminal = "L"). When the V5 voltage regulator internal resistors are used (i.e. when the IRS terminal = "H"), then the VR terminal is left open.
- * Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

The Liquid Crystal Voltage Generator Circuit

The V5 voltage is produced by a resistive voltage divider within the IC, and can be produced at the V1, V2, V3, and V4 voltage levels required for liquid crystal driving. Moreover, when the voltage follower changes the impedance, it provides V1, V2, V3 and V4 to the liquid crystal drive circuit. 1/9 bias or 1/7 bias for SED1565 Series, 1/8 bias or 1/6 bias for SED1566 Series and 1/6 bias or 1/5 bias for the SED1567 Series can be selected.

High Power Mode

The power supply circuit equipped in the SED1565 Series chips has very low power consumption (normal mode: \overline{HPM} = "H"). However, for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the \overline{HPM} terminal to "L" (high power mode) can improve the quality of the display. We recommend that the display be checked on actual equipment to determine whether or not to use this mode.

Moreover, if the improvement to the display is inadequate even after high power mode has been set, then it is necessary to add a liquid crystal drive power supply externally.

The Internal Power Supply Shutdown Command Sequence

The sequence shown in Figure 22 is recommended for shutting down the internal power supply, first placing the power supply in power saver mode and then turning the power supply OFF.




Figure 22


Reference Circuit Examples


Figure 22 shows reference circuit examples.

- ① When used all of the step-up circuit, voltage regulating circuit and V/F circuit
- (1) When the voltage regulator internal resistor is used.


(Example where Vss2 = Vss, with 4x step-up)

(2) When the voltage regulator internal resistor is not used. (Example where Vss2 = Vss, with 4x step-up)







- When the voltage regulator circuit and V/F circuit alone are used
- (1) When the V₅ voltage regulator internal resistor is not used.




(2) When the V5 voltage regulator internal resistor is used.




3 When the V/F circuit alone is used



When the built-in power circuit is used to drive a liquid crystal panel heavily loaded with AC or DC, it is recommended to connect an external resistor to stabilize potentials of V1, V2, V3 and V4 which are output from the built-in voltage follower.



When the built-in power is not used



Examples of shared reference settings When V_5 can vary between -8 and 12 V

Item	Set value	Units
C ₁	1.0 to 4.7	μF
C2	0.01 to 1.0	μF

Reference set value R4: $100 K\Omega \sim 1 M\Omega$ It is recommended to set an optimum resistance value R4 taking the liquid crystal display and the drive waveform.

Figure 23

- * 1 Because the VR terminal input impedance is high, use short leads and shielded lines.
- * 2 C1 and C2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive voltage.

Example of the Process by which to Determine the Settings:

- Turn the voltage regulator circuit and voltage follower circuit ON and supply a voltage to Vout from the outside.
- Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes) and selecting a C2 that stabilizes the liquid crystal drive voltages (V1 to V5). Note that all C2 capacitors must have the same capacitance value.
- Next turn all the power supplies ON and determine C1.

8–46 EPSON

The Reset Circuit

When the RES input comes to the "L" level, these LSIs return to the default state. Their default states are as follows:

- 1. Display OFF
- 2. Normal display
- 3. ADC select: Normal (ADC command D0 = "L")
- 4. Power control register: (D2, D1, D0) = (0, 0, 0)
- 5. Serial interface internal register data clear
- 6. LCD power supply bias rate:

- All-indicator lamps-on OFF (All-indicator lamps ON/OFF command D0 = "L")
- 8. Power saving clear
- 9. V5 voltage regulator internal resistors Ra and Rb separation

(In case of SED1565DBB, SED1566DBB, SED1567DBB, SED1568DBB and SED1569DBB, internal resistors are connected while RES is "L.")

- 10. Output conditions of SEG and COM terminals SEG: V2/V3, COM: V1/V4
 (In case of SED1565DBB, SED1566DBB, SED1567DBB, SED1568DBB and SED1569DBB, both the SEG terminal and the COM terminal output the VDA level while RES is "L." In case of other models, the SEG terminal outputs V2 and the COM terminal outputs V1 while RES is "L.")
- 11. Read modify write OFF
- 12. Static indicator OFF
 Static indicator register: (D1, D2) = (0, 0)
- 13. Display start line set to first line
- 14. Column address set to Address 0
- 15. Page address set to Page 0
- 16. Common output status normal
- V5 voltage regulator internal resistor ratio set mode clear
- 18. Electronic volume register set mode clear Electronic volume register : (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0)
- 19. Test mode clear

On the other hand, when the reset command is used, the above default settings from 11 to 19 are only executed.

When the power is turned on, the IC internal state becomes unstable, and it is necessary to initialize it using the RES terminal. After the initialization, each input terminal should be controlled normally.

Moreover, when the control signal from the MPU is in the high impedance, an overcurrent may flow to the IC. After applying a current, it is necessary to take proper measures to prevent the input terminal from getting into the high impedance state.

If the internal liquid crystal power supply circuit is not used on SED1565DBB, SED1566DBB, SED1567DBB, SED1568DBB and SED1569DBB, it is necessary that RES is "H" when the external liquid crystal power supply is turned on. This IC has the function to discharge V5 when RES is "L," and the external power supply short-circuits to VDD when RES is "L."

While RES is "L," the oscillator and the display timing generator stop, and the CL, FR, FRS and DOF terminals are fixed to "H." The terminals D0 to D7 are not affected. The VDD level is output from the SEG and COM output terminals. This means that an internal resistor is connected between VDD and V5.

When the internal liquid crystal power supply circuit is not used on other models of SED1565 series, it is necessary that RE is "L" when the external liquid crystal power supply is turned on.

While RES is "L," the oscillator works but the display timing generator stops, and the CL, FR, FRS and DOF terminals are fixed to "H." The terminals D0 to D7 are not affected.

COMMANDS

The SED1565 Series chips identify the data bus signals by a combination of A0, \overline{RD} (E), \overline{WR} (R/ \overline{W}) signals. Command interpretation and execution does not depend on the external clock, but rather is performed through internal timing only, and thus the processing is fast enough that normally a busy check is not required.

In the 8080 MPU interface, commands are launched by inputting a low pulse to the $\overline{\text{RD}}$ terminal for reading, and inputting a low pulse to the $\overline{\text{WR}}$ terminal for writing. In the 6800 Series MPU interface, the interface is placed in a read mode when an "H" signal is input to the R/\overline{W} terminal and placed in a write mode when a "L" signal is input to the R/\overline{W} terminal and then the command is launched by inputting a high pulse to the E terminal. (See "10. Timing Characteristics" regarding the timing.) Consequently, the 6800 Series MPU interface is different than the 80x86 Series MPU interface in that in the explanation of commands and the display commands the status read and display data read $\overline{\text{RD}}$ (E) becomes "1(H)". In the explanations below the commands are explained using the 8080 Series MPU interface as the example.

When the serial interface is selected, the data is input in sequence starting with D7. <Explanation of Commands>

Display ON/OFF

This command turns the display ON and OFF.

Α0	$\frac{E}{RD}$	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	1	1	1	1 0	Display ON Display OFF

When the display OFF command is executed when in the display all points ON mode, power saver mode is entered. See the section on the power saver for details.

Display Start Line Set

This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further details see the explanation of this function in "The Line Address Circuit".

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Line address
0	1	0	0	1	0	0	0	0	0	0	0
					0	0	0	0	0	1	1
					0	0	0	0	1	0	2
							,	\downarrow			\downarrow
					1	1	1	1	1	0	62
					1	1	1	1	1	1	63

Page Address Set

This command specifies the page address corresponding to the low address when the MPU accesses the display data RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data RAM. Changing the page address does not accompany a change in the status display. See the page address circuit in the Function Description (page 1–20) for the detail.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Page address
0	1	0	1	0	1	1	0	0	0	0	0
							0	0	0	1	1
							0	0	1	0	2
									\downarrow		\downarrow
							0	1	1	1	7
							1	0	0	0	8

8–48 **EPSON**

Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (the higher 4 bits and the lower 4 bits) when it is set (fundamentally, set continuously). Each time the display data RAM is accessed, the column address automatically increments (+1), making it possible for the MPU to continuously read from/write to the display data. The column address increment is topped at 83H. This does not change the page address continuously. See the function explanation in "The Column Address Circuit," for details.

	A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	A7	A6	A5	A4	А3	A2	A1	Α0	Column address
High bits \rightarrow	0	1	0	0	0	0	1	Α7	A6	A5	A4	0	0	0	0	0	0	0	0	0
Low bits \rightarrow							0	АЗ	A2	Α1	A0	0	0	0	0	0	0	0	1	1
												0	0	0	0	0	0	1	0	2
																l				↓
												1	0	0	0	0	0	1	0	130
												1	0	0	0	0	0	1	1	131

Status Read

Α0		R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY	When BUSY = 1, it indicates that either processing is occurring internally or a reset condition is in process. While the chip does not accept commands until BUSY = 0, if the cycle time can be satisfied, there is no need to check for BUSY conditions.
ADC	This shows the relationship between the column address and the segment driver. 0: Reverse (column address 131-n ↔ SEG n) 1: Normal (column address n ↔ SEG n) (The ADC command switches the polarity.)
ON/OFF	ON/OFF: indicates the display ON/OFF state. 0: Display ON 1: Display OFF (This display ON/OFF command switches the polarity.)
RESET	This indicates that the chip is in the process of initialization either because of a RES signal or because of a reset command. 0: Operating state 1: Reset in progress

Display Data Write

This command writes 8-bit data to the specified display data RAM address. Since the column address is automatically incremented by "1" after the write, the MPU can write the display data.

Α0	_	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0			\	Vrite	data	a		

Display Data Read

This command reads 8-bit data from the specified display data RAM address. Since the column address is automatically incremented by "1" after the read, the CPU can continuously read multiple-word data. One dummy read is required immediately after the column address has been set. See the function explanation in "Display Data RAM" for the explanation of accessing the internal registers. When the serial interface is used, reading of the display data becomes unavailable.

	Α0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	DO
l	1	0	1				Read				
١	- 1	U	- 1			r	keau	Dai	a		

ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence between the display RAM data column address and the segment driver output. Thus, sequence of the segment driver output pins may be reversed by the command. See the column address circuit (page 1–20) for the detail. Increment of the column address (by "1") accompanying the reading or writing the display data is done according to the column address indicated in Figure 4.

A0		R/W WR		D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	0	0	0 1	Normal Reverse

Display Normal/Reverse

This command can reverse the lit and unlit display without overwriting the contents of the display data RAM. When this is done the display data RAM contents are maintained.

Α0		R/W WR		D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	1	0	RAM Data "H" LCD ON voltage (normal) RAM Data "L" LCD ON voltage (reverse)

Display All Points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the display data RAM. The contents of the display data RAM are maintained when this is done. This command takes priority over the display normal/reverse command.

Α0		R/W WR		D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	0	0	Normal display mode
										1	Display all points ON

When the display is in an OFF mode, executing the display all points ON command will place the display in power save mode. For details, see the (20) Power Save section.

LCD Bias Set

This command selects the voltage bias ratio required for the liquid crystal display.

	Е	R/W										S	elect Statu	ıs	
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	SED1565***	SED1566***	SED1567***	SED1568***	SED1569***
0	1	0	1	0	1	0	0	0	1	0	1/9 bias				
										1	1/7 bias	1/6 bias	1/5 bias	1/6 bias	1/6 bias

Read/Modify/Write

This command is used paired with the "END" command. Once this command has been input, the display data read command does not change the column address, but only the display data write command increments (+1) the column address. This mode is maintained until the END command is input. When the END command is input, the column address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

		R/W								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

^{*} Even in read/modify/write mode, other commands aside from display data read/write commands can also be used. However, the column address set command cannot be used.

8–50 **EPSON**

• The sequence for cursor display




Figure 24

End

This command releases the read/modify/write mode, and returns the column address to the address it was at when the mode was entered.






Figure 25

Reset

This command initializes the display start line, the column address, the page address, the common output mode, the V5 voltage regulator internal resistor ratio, the electronic volume, and the static indicator are reset, and the read/modify/write mode and test mode are released. There is no impact on the display data RAM. See the function explanation in "Reset" for details.

The reset operation is performed after the reset command is entered.

Α0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

The initialization when the power supply is applied must be done through applying a reset signal to the \overline{RES} terminal. The reset command must not be used instead.

Common Output Mode Select

This command can select the scan direction of the COM output terminal. For details, see the function explanation in "Common Output Mode Select Circuit."

	Е	R/W											Selected Mode)	
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	SED1565***	SED1566***	SED1567***	SED1568***	SED1569***
0	1	0	1	1	0	0	0	*	*						COM0→COM51 COM51→COM0

* Disabled bit

Power Controller Set

This command sets the power supply circuit functions. See the function explanation in "The Power Supply Circuit," for details

Α0		R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Selected Mode
0	1	0	0	0	1	0	1	0 1			Booster circuit: OFF Booster circuit: ON
									0 1		Voltage regulator circuit: OFF Voltage regulator circuit: ON
										0 1	Voltage follower circuit: OFF Voltage follower circuit: ON

[Translator's Note: the abbreviations explained within these parentheses for V and V/F have been written out in the English translation and are therefore no longer necessary.]

V₅ Voltage Regulator Internal Resistor Ratio Set

This command sets the V5 voltage regulator internal resistor ratio. For details, see the function explanation is "The Power Supply Circuits."

Α0		R/W WR		D6	D5	D4	D3	D2	D1	D0	Rb/Ra Ratio
0	1	0	0	0	1	0	0	0	0	0	Small
								0	0	1	
								0	1	0	
									\downarrow		\downarrow
								1	1	0	
								1	1	1	Large

The Electronic Volume (Double Byte Command)

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal drive voltage V5 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two byte command used as a pair with the electronic volume mode set command and the electronic volume register set command, and both commands must be issued one after the other.

• The Electronic Volume Mode Set

When this command is input, the electronic volume register set command becomes enabled. Once the electronic volume mode has been set, no other command except for the electronic volume register command can be used. Once the electronic volume register set command has been used to set data into the register, then the electronic volume mode is released.

		R/W								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

8–52 **EPSON**

• Electronic Volume Register Set

By using this command to set six bits of data to the electronic volume register, the liquid crystal drive voltage V5 assumes one of the 64 voltage levels.

When this command is input, the electronic volume mode is released after the electronic volume register has been set.

A0		R/W WR		D6	D5	D4	D3	D2	D1	D0	V5
0	1	0	*	*	0	0	0	0	0	1	Small
0	1	0	*	*	0	0	0	0	1	0	
0	1	0	*	*	0	0	0	0	1	1	
							l				\downarrow
0	1	0	*	*	1	1	1	1	1	0	
0	1	0	*	*	1	1	1	1	1	1	Large

* Inactive bit

When the electronic volume function is not used, set this to (1, 0, 0, 0, 0, 0)

• The Electronic Volume Register Set Sequence




Figure 26

Static Indicator (Double Byte Command)

This command controls the static drive system indicator display. The static indicator display is controlled by this command only, and is independent of other display control commands.

This is used when one of the static indicator liquid crystal drive electrodes is connected to the FR terminal, and the other is connected to the FRS terminal. A different pattern is recommended for the static indicator electrodes than for the dynamic drive electrodes. If the pattern is too close, it can result in deterioration of the liquid crystal and of the electrodes.

The static indicator ON command is a double byte command paired with the static indicator register set command, and thus one <u>must</u> execute one after the other. (The static indicator OFF command is a single byte command.)

· Static Indicator ON/OFF

When the static indicator ON command is entered, the static indicator register set command is enabled. Once the static indicator ON command has been entered, no other command aside from the static indicator register set command can be used. This mode is cleared when data is set in the register by the static indicator register set command.

A0		R/W WR	l .	D6	D5	D4	D3	D2	D1	D0	Static Indicator
0	1	0	1	0	1	0	1	1	0	0	OFF
										1	ON

• Static Indicator Register Set

This command sets two bits of data into the static indicator register, and is used to set the static indicator into a blinking mode.

Α0		R/W WR		D6	D5	D4	D3	D2	D1	D0	Indicator Display State
0	1	0	*	*	*	*	*	*	0	0	OFF
									0	1	ON (blinking at approximately one second intervals)
									1	0	ON (blinking at approximately 0.5 second intervals)
									1	1	ON (constantly on)

* Disabled bit

• Static Indicator Register Set Sequence




Figure 27

Power Save (Compound Command)

When the display all points ON is performed while the display is in the OFF mode, the power saver mode is entered, thus greatly reducing power consumption.

The power saver mode has two different modes: the sleep mode and the standby mode. When the static indicator is OFF, it is the sleep mode that is entered. When the static indicator is ON, it is the standby mode that is entered.

In the sleep mode and in the standby mode, the display data is saved as is the operating mode that was in effect before the power saver mode was initiated, and the MPU is still able to access the display data RAM. Refer to figure 26 for power save off sequence.




Figure 28

8–54 **EPSON**

• Sleep Mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows:

- ① The oscillator circuit and the LCD power supply circuit are halted.
- ② All liquid crystal drive circuits are halted, and the segment in common drive outputs output a VDD level.

• Standby Mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.

- ① The LCD power supply circuits are halted. The oscillator circuit continues to operate.
- ② The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs output a VDD level. The static drive system does not operate.

When a reset command is performed while in standby mode, the system enters sleep mode.

- * When an external power supply is used, it is recommended that the functions of the external power supply circuit be stopped when the power saver mode is started. For example, when the various levels of liquid crystal drive voltage are provided by external resistive voltage dividers, it is recommended that a circuit be added in order to cut the electrical current flowing through the resistive voltage divider circuit when the power saver mode is in effect. The SED1565 series chips have a liquid crystal display blanking control terminal DOF. This terminal enters an "L" state when the power saver mode is launched. Using the output of DOF, it is possible to stop the function of an external power supply circuit.
- * When the master is turned on, the oscillator circuit is operable immediately after the powering on.

NOP

Non-OPeration Command

		R/W								
Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

Test

This is a command for IC chip testing. Please do not use it. If the test command is used by accident, it can be cleared by applying a "L" signal to the RES input by the reset command or by using an NOP.

		R/W								
Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1	*	*	*	*

* Inactive bit

Note: The SED1565 Series chips maintain their operating modes until something happens to change them. Consequently, excessive external noise, etc., can change the internal modes of the SED1565 Series chip. Thus in the packaging and system design it is necessary to suppress the noise or take measure to prevent the noise from influencing the chip. Moreover, it is recommended that the operating modes be refreshed periodically to prevent the effects of unanticipated noise.

Table 16 Table of SED1565 Series Commands

			Tabl	e 16	Tak			0000			0111111	unus		
	Command	40		WD	D7		mand		D2	D0	D4	D0	Function	
(1)	Command Display ON/OFF	A0 0	RD 1	WR 0	D7 1	D6 0	D5 1	D4 0	D3 1	D2 1	D1 1	D0 0	Function LCD display ON/OFF	
(2)	Display start line set	0	1	0	0	1		Disp	lay sta	art add	Iress	1	0: OFF, 1: ON Sets the display RAM display start line address	
(3)	Page address set	0	1	0	1	0	1	1	F	Page a	addres	s	Sets the display RAM page	
(4)	Column address set upper bit	0	1	0	0	0	0	1			gnifica addre		address Sets the most significant 4 bits of the display RAM column address.	
	Column address set lower bit	0	1	0	0	0	0	0			gnifica addre		Sets the least significant 4 bits of the display RAM column address	
(5)	Status read	0	0	1		Sta	atus		0	0	0	0	Reads the status data	
(6)	Display data write	1	1	0				Write	data				Writes to the display RAM	
(7)	Display data read	1	0	1				Read	l data				Reads from the display RAM	
(8)	ADC select	0	1	0	1	0	1	0	0	0	0	0	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse	
(9)	Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0	Sets the LCD display normal/ reverse 0: normal, 1: reverse	
(10)	Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON	
(11)	LCD bias set	0	1	0	1	0	1	0	0	0	1	0	Sets the LCD drive voltage bias ratio SED1565* 0: 1/9, 1: 1/7 SED1566* /SED1568* /SED1569* 0: 1/8, 1: 1/6 SED1567* 0: 1/6, 1: 1/5	
(12)	Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0	
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write	
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset	
(15)	Common output mode select	0	1	0	1	1	0	0	0	*	*	*	Select COM output scan direction 0: normal direction, 1: reverse direction	
(16)	Power control set	0	1	0	0	0	1	0	1	0	peratii mode	0	Select internal power supply operating mode	
(17)	V ₅ voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Res	sistor r	atio	Select internal resistor ratio (Rb/Ra) mode	
(18)	Electronic volume mode set	0	1	0	1	0	0	0	0	0	0	1		
	Electronic volume register set	0	1	0	*	*	_	Electi	onic v	olume	value	_	Set the V ₅ output voltage electronic volume register	
(19)	Static indicator ON/OFF	0	1	0	1	0	1	0	1	1	0	0 1	0: OFF, 1: ON	
	Static indicator register set	0	1	0	*	*	*	*	*	*	Мо	ode	Set the flashing mode	
(20)	Power saver												Display OFF and display all points ON compound command	
(21)	NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation	
(22)	Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command	

(Note) *: disabled data

8–56 **EPSON**


COMMAND DESCRIPTION

Instruction Setup: Reference (reference)

(1) Initialization

Note: With this IC, when the power is applied, LCD driving non-selective potentials V2 and V3 (SEG pin) and V1 and V4 (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins (V1 \sim V5) and the VDD pin, the picture on the display may become totally dark instantaneously when the power is turned on. To avoid occurrence of such a failure, we recommend the following flow when turning on the power.

① When the built-in power is being used immediately after turning on the power:



* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.


Notes: Refer to respective sections or paragraphs listed below.

- *1: Description of functions; Resetting circuit
- *2: Command description; LCD bias setting
- *3: Command description; ADC selection
- *4: Command description; Common output state selection
- *5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V5 voltage
- *6: Description of functions; Power circuit & Command description; Electronic volume control
- *7: Description of functions; Power circuit & Command description; Power control setting

COMMAND DESCRIPTION

Instruction Setup: Reference (reference)

② When the built-in power is not being used immediately after turning on the power:



^{*} The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.


Notes: Refer to respective sections or paragraphs listed below.

- *1: Description of functions; Resetting circuit
- *2: Command description; LCD bias setting
- *3: Command description; ADC selection
- *4: Command description; Common output state selection
- *5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V5 voltage
- *6: Description of functions; Power circuit & Command description; Electronic volume control
- *7: Description of functions; Power circuit & Command description; Power control setting
- *8: The power saver ON state can either be in sleep state or stand-by state.

 Command description; Power saver START (multiple commands)

8–58 **EPSON**

(2) Data Display




Notes: Reference items

- *9: Command Description; Display start line set
- *10: Command Description; Page address set
- *11: Command Description; Column address set
- *12: Command Description; Display data write
- *13: Command Description; Display ON/OFF Avoid displaying all the data at the data display start (when the display is ON) in white.


(3) Power OFF *14

• In case of SED1565DBB, SED1566DBB, SED1567DBB, SED1568DBB and SED1569DBB,



Set the time (fL) from reset active to turning off the VDD - Vss power (VDD - Vss = 1.8 V) longer than the time (fH) when the potential of V5 \sim V1 becomes below the threshold voltage (approximately 1 V) of the LCD panel. For tH, refer to the <Reference Data> of this event. When tH is too long, insert a resistor between V5 and VDD to reduce it.

• In case of other models,



Set the time (t_L) from power save to turning off the VDD - Vss power (VDD - Vss = 1.8 V) longer than the time (t_H) when the potential of V5 ~ V1 becomes below the threshold voltage (approximately 1V) of the LCD panel.


- tH is determined depending on the voltage regulator external resistors Ra and Rb and the time constant of V₅ ~ V₁ smoothing capacity C2.
- When an internal resistor is used, it is recommended to insert a resistor R between VDD and V5 to reduce th.

Notes: Reference items

- *14: The logic circuit of this IC's power supply VDD VSS controls the driver of the LCD power supply VDD V5. So, if the power supply VDD VSS is cut off when the LCD power supply VDD V5 has still any residual voltage, the driver (COM. SEG) may output any uncontrolled voltage. When turning off the power, observe the following basic procedures:
 - After turning off the internal power supply, make sure that the potential V5 ~ V1 has become below
 the threshold voltage of the LCD panel, and then turn off this IC's power supply (VDD VSS).
 Description of Function, 6.7 Power Circuit
- *15: After inputting the power save command, be sure to reset the function using the RES terminal until the power supply VDD VSS is turned off. 7. Command Description (20) Power_Save
- *16: After inputting the power save command, do not reset the function using the RES terminal until the power supply VDD VSs is turned off. 7. Command Description (20) Power Save

Refresh

It is recommended to turn on the refresh sequence regularly at a specified interval.




Precautions on Turning off the power

 In case of SED1565DBB, SED1566DBB, SED1567DBB, SED1568DBB and SED1569DBB, Observe Paragraph 1) as the basic rule.

<Turning the power (VDD - VSS) off>


- 1) Power Save (The LCD powers (VDD V5) are off.) \rightarrow Reset input \rightarrow Power (VDD VSS) OFF
 - Observe tL > tH.
 - When tL < tH, an irregular display may occur.
 Set tL on the MPU according to the software. tH is determined according to the external capacity C2 (smoothing capacity of V5 ~ V1) and the driver's discharging capacity.



8–60 **EPSON**

<Turning the power (VDD - VSS) off: When command control is not possible.>

- 2) Reset (The LCD powers (VDD VSS) are off.) → Power (VDD VSS) OFF
 - Observe tL > tH.
 - When tL < tH, an irregular display may occur.
 For tL, make the power (VDD VSS) falling characteristics longer or consider any other method. tH is determined according to the external capacity C2 (smoothing capacity of V5 to V1) and the driver's discharging capacity.



<Reference Data>

V5 voltage falling (discharge) time (tH) after the process of operation \rightarrow power save \rightarrow reset. V5 voltage falling (discharge) time (tH) after the process of operation \rightarrow reset.





Figure 29

- In case of other models than the above
 - <Turning the power (VDD VSS) off>

Power save (The LCD powers (VDD - VSS) are off.) -> Power (VDD - VSS) OFF

- Observe tL > tH.
- When tL < tH, an irregular display may occur.
 Set tL on the MPU according to the software. tH is determined according to the external capacity C (smoothing capacity of V5 to V1) and the external resisters Ra + Rb (for V5 voltage regulation)



8–62 **EPSON**

ABSOLUTE MAXIMUM RATINGS

Unless otherwise noted, Vss = 0 V

Table 17

Paramet	er	Symbol	Conditions	Unit
Power Supply Voltage		Vdd	-0.3 to +7.0	V
Power supply voltage (2) (VDD standard)	With Triple step-up With Quad step-up	Vss2	-7.0 to +0.3 -6.0 to +0.3 -4.5 to +0.3	V
Power supply voltage (3)	(VDD standard)	V5, VOUT	-18.0 to +0.3	V
Power supply voltage (4)	(VDD standard)	V1, V2, V3, V4	V ₅ to +0.3	V
Input voltage		Vin	-0.3 to VDD + 0.3	V
Output voltage		Vo	-0.3 to VDD + 0.3	V
Operating temperature		Topr	-40 to +85	°C
Storage temperature	TCP Bare chip	Tstr	-55 to +100 -55 to +125	°C




Figure 30

Notes and Cautions

- 1. The VSS2, V_1 to V_5 and V_{OUT} are relative to the $V_{DD} = 0V$ reference.
- 2. Insure that the voltage levels of V_1 , V_2 , V_3 , and V_4 are always such that $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$.
- 3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

DC CHARACTERISTICS

Unless otherwise specified, Vss = 0 V, VdD = $3.0 \text{ V} \pm 10\%$, Ta = $-40 \text{ to } 85^{\circ}\text{C}$

Table 18

ltan		Cumbal	Condition		Rating		l luita	Applicable
Iten	n	Symbol	Condition	Min.	Тур.	Max.	Units	Pin
Operating Voltage (1)	Recom- mended Voltage	VDD		2.7	_	3.3	V	VDD*1
	Possible Operating Voltage			1.8	_	5.5	V	VDD*1
Operating Voltage (2)	Recom- mended Voltage	Vss2	(Relative to VDD)	-3.3	_	-2.7	V	VSS2
	Possible Vss2 (Relative to VDD) Operating Voltage		(Relative to VDD)	-6.0	_	-1.8	V	Vss2
Operating Voltage (3)	Possible Operating Voltage	V5	(Relative to VDD)	-16.0	_	-4.5	V	V5 *2
	Possible Operating Voltage	V1, V2	(Relative to VDD)	0.4 × V5	_	VDD	V	V1, V2
	Possible Operating Voltage	V3, V4	(Relative to VDD)	V5	_	0.6 × V5	V	V3, V4
High-level I	nput	VIHC		0.8 × VDD	_	VDD	V	*3
	Voltage Low-level Input			Vss	_	0.2×VDD	V	*3
High-level C	Dutput	Vонс	IOH = -0.5 mA	$0.8 \times VDD$	_	VDD	V	*4
Low-level C Voltage	utput	Volc	IoL = 0.5 mA	Vss	_	0.2 × VDD	V	*4
Input leakag	ge	ILI	VIN = VDD or VSS	-1.0	_	1.0	μΑ	*5
Output leak current	age	lLO		-3.0	_	3.0	μА	*6
Liquid Cryst ON Resista	nce	Ron	Ta = 25°C $V_5 = -14.0 \text{ V}$ (Relative To VDD) $V_5 = -8.0 \text{ V}$	_	2.0 3.2	3.5 5.4	ΚΩ ΚΩ	SEGn COMn *7
Static Cons Current	umption	Issq		_	0.01	5	μΑ	Vss, Vss2
Output Leal Current	kage	l5Q	$V_5 = -18.0 \text{ V}$ (Relative To VDD)	_	0.01	15	μА	V5
Input Terminal Capacitance CIN Ta = 25°C f = 1 MH		Ta = 25°C f = 1 MHz	_	5.0	8.0	pF		
Oscillator Frequency	Internal Oscillator	fosc	Ta = 25°C	18	22	26	kHz	*8
rioquonoy	External Input	fcL	SED1565***/1567***	18	22	26	kHz	CL
	Internal Oscillator	fosc	Ta = 25°C	27	33	39	kHz	*8
	External Input	fcL	SED1566***/1568***/ 1569***	14	17	20	kHz	CL

8–64 **EPSON**

Table 19

	Item	Symbol	Conditio	n .		Rating		Units	Applicable
	item	Syllibol	Condition	711	Min.	Тур.	Max.	Ullits	Pin
	Input voltage	VSS2	With Triple (Relative To VDD With Quad)	-6.0 -4.5		-1.8 -1.8	V V	Vss2 Vss2
		V 552	(Relative To VDD)	-4.5		-1.0	V	V 332
Power	Supply Step-up output voltage Circuit	Vout	(Relative to VDD)		-18.0	_	_	V	Vout
nternal	Voltage regulator Circuit Operating Voltage		(Relative to VDD)		-18.0		-6.0	V	Vout
	Voltage Follower Circuit Operating Voltage		(Relative to VDD)		-16.0	_	-4.5	V	V5 *9
	Base Voltage	VREG0 VREG1	Ta = 25°C (Relative to VDD)	-0.05%/°C -0.2%/°C	-2.04 -4.65	-2.10 -4.9	-2.16 -5.15	V	*10 *10

 Dynamic Consumption Current (1), During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used.

Table 20 Display Pattern OFF

Ta = 25°C

Item	Symbol	Condition		Rating		Unite	Notes
Item	Symbol	Condition	Min.	Тур.	Max.	Ullita	NOICS
SED1565***	IDD (1)	$VDD = 5.0 \text{ V}, V_5 - VDD = -11.0 \text{ V}$	_	18	30	μΑ	*11
		VDD = 3.0 V, V5 - VDD = -11.0 V	_	16	27		
SED1566***		$VDD = 3.0 \text{ V}, V_5 - VDD = -11.0 \text{ V}$	_	13	22		
		$VDD = 5.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	11	19		
		$VDD = 3.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	9	15		
SED1567***		$VDD = 5.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	8	13		
		$VDD = 3.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	7	12		
SED1568***/		$VDD = 5.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	12	20		
SED1569***		VDD = 3.0 V, V5 - VDD = -8.0 V		10	17		

Table 21 Display Pattern Checker

Ta = 25°C

Item	Symbol	Condition	Rating			Unite	Notes
item	Syllibol	Condition	Min.	Тур.	Max.	Ullits	Notes
SED1565***	IDD (1)	$VDD = 5.0 \text{ V}, V_5 - VDD = -11.0 \text{ V}$	_	23	38	μΑ	*11
		VDD = 3.0 V, V5 - VDD = -11.0 V	_	21	35		
SED1566***		$VDD = 3.0 \text{ V}, V_5 - VDD = -11.0 \text{ V}$	_	17	29		
		$VDD = 5.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	14	24		
		$VDD = 3.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	12	20		
SED1567***		$VDD = 5.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	11	18		
		$VDD = 3.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	10	17		
SED1568***/		$VDD = 5.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	15	25		
SED1569***		$VDD = 3.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	13	22		

• Dynamic Consumption Current (2), During Display, with the Internal Power Supply ON

Table 22 Display Pattern OFF

Ta = 25°C

ltem	Symbol	Condition		Rating			Unito	Notos
item	Syllibol	Condition			Тур.	Max.	Units	Notes
SED1565***	IDD (2)	VDD = 5.0 V, Triple step-up voltage. V5 - VDD = -11.0 V	Normal Mode	_	67	112	μΑ	*12
			High-Power Mode	_	114	190		
		VDD = 3.0 V, Quad step-up voltage. V5 $-$ VDD = $-$ 11.0 V	Normal Mode	_	81	135		
			High-Power Mode	_	138	230		
SED1566***		VDD = 5.0 V, Double step-up voltage.	Normal Mode	_	35	59		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	64	107		
		VDD = 3.0 V, Triple step-up voltage. V5 - VDD = -8.0 V	Normal Mode	—	43	72		
			High-Power Mode	_	84	140		
		14 01/	Normal Mode	_	72	121		
			High-Power Mode	_	128	214		
SED1567***		VDD = 5.0 V , Double step-up voltage. V5 $- \text{VDD} = -8.0 \text{ V}$	Normal Mode	_	26	44		
			High-Power Mode	_	60	100		
		VDD = 3.0 V , Triple step-up voltage. V5 - VDD = -8.0 V	Normal Mode	—	29	49		
			High-Power Mode	—	73	122		
SED1568***/	7	VDD = 5.0 V, Double step-up voltage. V5 - VDD = -8.0 V	Normal Mode	—	37	62		
SED1569***			High-Power Mode	_	67	112		
		VDD = 3.0 V, Triple step-up voltage.	Normal Mode	_	46	77		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	87	145		

8–66 **EPSON**

Table 23 Display Pattern Checker

Ta = 25°C

Item	Cumbal	Condition		Rating			Linita	Notos
item	Symbol	Condition			Тур.	Max.	Units	Notes
SED1565***	IDD (2)	VDD = 5.0 V, Triple step-up voltage.	Normal Mode	_	81	135	μΑ	*12
		$V_5 - V_{DD} = -11.0 \text{ V}$	High-Power Mode	_	127	212		
		,	Normal Mode	_	96	160		
		$V_5 - V_{DD} = -11.0 \text{ V}$	High-Power Mode	_	153	255		
SED1566***		VDD = 5.0 V, Double step-up voltage. $V5 - VDD = -8.0 V$	Normal Mode	_	41	69		
			High-Power Mode	—	71	119		
		VDD = 3.0 V, Triple step-up voltage. V5 - VDD = -8.0 V	Normal Mode	_	51	85		
			High-Power Mode	—	92	154		
		VDD = 3.0 V, Quad step-up voltage. $V5 - VDD = -11.0 V$	Normal Mode	_	85	142		
			High-Power Mode	—	142	237		
SED1567***		VDD = 5.0 V, Double step-up voltage.	Normal Mode	—	32	53		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	62	103]	
		VDD = 3.0 V, Triple step-up voltage. V5 $-$ VDD = -8.0 V	Normal Mode	—	44	73		
			High-Power Mode	_	89	148		
SED1568***/	1	VDD = 5.0 V, Double step-up voltage.	Normal Mode	_	44	74		
SED1569***		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode		74	127		
		VDD = 3.0 V, Triple step-up voltage.	Normal Mode		54	90		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	95	159		

- Consumption Current at Time of Power Saver Mode, Vss = 0 V, VdD = 3.0 V \pm 10%

Table 24

Ta = 25°C

							1 4	- 20 0
Item		Symbol	Condition	Rating			Linito	Notes
				Min.	Тур.	Max.	UIIIIS	Notes
Sleep mode	SED1565***	IDDS1	_		0.01	5	μΑ	
Standby Mode	SED1565***	IDDS2			4	8	μΑ	
Sleep mode	SED1566***	IDDS1	_		0.01	5	μΑ	
Standby Mode	SED1566***	IDDS2			4	8	μΑ	
Sleep mode	SED1567***	IDDS1			0.01	5	μΑ	
Standby Mode	SED1567***	IDDS2	_		3	6	μΑ	
Sleep mode	SED1568***/ SED1569***	IDDS1			0.01	5	μΑ	
Standby Mode	SED1568***/ SED1569***	IDDS2	_		4	8	μА	

TBD: To Be Determined

Reference Data 1

• Dynamic Consumption Current (1) During LCD Display Using an External Power Supply




Figure 31




Figure 32

8–68 **EPSON**

Reference Data 2

• Dynamic Consumption Current (2) During LCD display using the internal power supply





Figure 33



Reference Data 3

• Dynamic Consumption Current (3) During access




Figure 35

Reference Data 4

· Operating voltage range of Vss and V5 systems




Figure 36

 The Relationship Between Oscillator Frequency fosc, Display Clock Frequency fcL and the Liquid Crystal Frame Rate Frequency fFR

Table 25

	Item	fCL	fFR
SED1565***	When the internal oscillator circuit is used	fosc	fosc
		4	4 × 65
	When the internal oscillator circuit is not used	External input (fcL)	fcL
			260
SED1566***	When the internal oscillator circuit is used	fosc	fosc
		8	8 × 49
	When the internal oscillator circuit is not used	External input (fcL)	fcL
			196
SED1567***	When the internal oscillator circuit is used	fosc	fosc
		8	8 × 33
	When the internal oscillator circuit is not used	External input (fcL)	fCL
			264
SED1568***	When the internal oscillator circuit is used	fosc	fosc
		8	8 × 55
	When the internal oscillator circuit is not used	External input (fcL)	fCL
			220
SED1569***	When the internal oscillator circuit is used	fosc	fosc
		8	8 × 53
	When the internal oscillator circuit is not used	External input (fcL)	fcL
			212

(fFR is the liquid crystal alternating current period, and not the FR signal period.)

References for items market with *

- *1 While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.
- *2 The operating voltage range for the VDD system and the V5 system is as shown in Figure 33. This applies when the external power supply is being used.
- *3 The A0, D0 to D5, D6 (SCL), Ď7 (SI), ND (E), WR (R/W), CSI, CS2, CLS, CL, FR, M/S, C86, P/S, DOF, RES, IRS, and HPM terminals.
- *4 The D0 to D7, FR, FRS, DOF, and CL terminals.
- *5 The A0, \overline{RD} (E), \overline{WR} (R/W), \overline{CSI} , CS2, CLS, M/S, C86, P/S, \overline{RES} , IRS, and \overline{HPM} terminals.
- *6 Applies when the D0 to D5, D6 (SCL), D7 (SI), CL, FR, and $\overline{\text{DOF}}$ terminals are in a high impedance state.
- *7 These are the resistance values for when a 0.1 V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals (V1, V2, V3, and V4). These are specified for the operating voltage (3) range.
 - RoN = $0.1 \text{ V}/\Delta \text{ I}$ (Where $\Delta \text{ I}$ is the current that flows when 0.1 V is applied while the power supply is ON.)
- *8 See Table 9-7 for the relationship between the oscillator frequency and the frame rate frequency.
- *9 The V5 voltage regulator circuit regulates within the operating voltage range of the voltage follower.
- *10 This is the internal voltage reference supply for the V5 voltage regulator circuit. In the SED1565 Series chips, the temperature range can come in three types as VREG options: (1) approximately -0.05%/°C, (2) 0.2%/°C, and (3) external input.
- *11, 12 It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on.
 - The SED1565 is 1/9 biased, SED1566 is 1/8 biased and SED1567 is 1/6 biased.
 - Does not include the current due to the LCD panel capacity and wiring capacity.
 - Applicable only when there is no access from the MPU.
- *12 It is the value on a model having the VREG option temperature gradient is -0.05%/°C when the V5 voltage regulator internal resistor is used.

TIMING CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)




Figure 37

Table 26

 $(VDD = 4.5 \text{ V to } 5.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

			(122 110 1 10 010 1) 14 10 10 00 0					
Item	Signal	Symbol	Condition	Rat	ing	Units		
item	Signal	Syllibol	Condition	Min	Max	Ullits		
Address hold time	A0	t _{AH8}		0	_	ns		
Address setup time		taw8		0	_	ns		
System cycle time	A0	tcyc8		166	_	ns		
Control L pulse width (WR)	WR	tcclw		30	_	ns		
Control L pulse width (RD)	RD	tcclr		70	_	ns		
Control H pulse width (WR)	WR	tcchw		30	_	ns		
Control H pulse width (RD)	RD	tcchr		30	_	ns		
Data setup time	D0 to D7	tDS8		30	_	ns		
Address hold time		tDH8		10	_	ns		
RD access time		tACC8	CL = 100 pF	_	70	ns		
Output disable time		toн8	·	5	50	ns		

8–72 **EPSON**

Table 27

 $(VDD = 2.7 \text{ V to } 4.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

Item	Signal	Symbol	Condition	Rat	Units	
item	Signal	Syllibol	Symbol		Max	Ullits
Address hold time Address setup time	A0	tah8 taw8		0	_	ns ns
System cycle time	A0	tcyc8		300	_	ns
Control L pulse width (WR) Control L pulse width (RD) Control H pulse width (WR) Control H pulse width (RD)	WR RD WR RD	tcclw tcclr tcchw tcchr		60 120 60 60	_ _ _ _	ns ns ns ns
Data setup time Address hold time	D0 to D7	tDS8 tDH8		40 15	_	ns ns
RD access time Output disable time		tACC8 tOH8	CL = 100 pF	— 10	140 100	ns ns

Table 28

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

Item	Signal Symb		ool Condition	Rat	ing	Units	
item	Signal	Syllibol	Condition	Min	Max	Onits	
Address hold time Address setup time	A0	tah8 taw8		0	_	ns ns	
System cycle time	A0	tcyc8		1000	_	ns	
Control L pulse width (WR) Control L pulse width (RD) Control H pulse width (WR) Control H pulse width (RD)	WR RD WR RD	tcclw tcclr tcchw tcchr		120 240 120 120		ns ns ns ns	
Data setup time Address hold time	D0 to D7	tDS8 tDH8		80 30		ns ns	
RD access time Output disable time		tACC8 tOH8	CL = 100 pF	 10	280 200	ns ns	

^{*1} The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + t_f) \le (t_{CYC8} - t_{CCLW} - t_{CCHW})$ for $(t_r + t_f) \le (t_{CYC8} - t_{CCLR} - t_{CCLR})$ are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference.

*3 tcclw and tcclr are specified as the overlap between $\overline{CS1}$ being "L" (CS2 = "H") and \overline{WR} and \overline{RD} being

EPSON 8-73

at the "L" level.

System Bus Read/Write Characteristics 2 (6800 Series MPU)




Figure 38

Table 29 $(VDD = 4.5 \ V \ to \ 5.5 \ V, \ Ta = -40 \ to \ 85^{\circ}C \)$

Item		Signal Syn	Symbol	Condition	Rat	ing	Units
iteiii		Signal Syllik		Condition	Min	Max	Units
Address hold time Address setup time		A0	tah6 taw6		0	_	ns ns
System cycle time		A0	tcyc6		166	_	ns
Data setup time Data hold time		D0 to D7	tDS6 tDH6		30 10	_	ns ns
Access time Output disable time			tacc6 toh6	CL = 100 pF	— 10	70 50	ns ns
Enable H pulse time	Read Write	Е	tewhr tewhw		70 30	_	ns ns
Enable L pulse time	Read Write	E	tewlr tewlw		30 30	_	ns ns

8–74 **EPSON**

Table 30

 $(VDD = 2.7 \text{ V to } 4.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

Item		Signal Symbo	Symbol	Condition	Rat	ing	Units	
iteiii		Signal Symbol		Condition	Min	Max	Offics	
Address hold time Address setup time		A0	tah6 taw6		0		ns ns	
System cycle time		A0	tcyc6		300	_	ns	
Data setup time Data hold time		D0 to D7	tDS6 tDH6		40 15	_	ns ns	
Access time Output disable time			tacc6 toh6	CL = 100 pF	 10	140 100	ns ns	
Enable H pulse time	Read Write	Е	tewhr tewhw		120 60		ns ns	
Enable L pulse time	Read Write	E	tewlr tewlw		60 60	_	ns ns	

Table 31

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

				(122 - 1.0 1 10 2.1 1, 14 - 10 10 00 0)					
Item		Signal	Symbol	Condition	Rat	ing	Units		
item		Signal Symbo		Condition	Min	Max	Onits		
Address hold time		A0	tah6 taw6		0	_	ns		
Address setup time			LAVVO		U		ns		
System cycle time		A0	tcyc6		1000	_	ns		
Data setup time		D0 to D7	tDS6		80	_	ns		
Data hold time			tDH6		30	<u> </u>	ns		
Access time			tACC6	CL = 100 pF	_	280	ns		
Output disable time	!		ton6	·	10	200	ns		
Enable H pulse	Read	E	tewhr		240	_	ns		
time	Write		tewnw		120	_	ns		
Enable L pulse	Read	E	tewlr		120	_	ns		
time	Write		tewlw		120	_	ns		

^{*1} The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tr) ≤ (tcyc6 – tewlw – tewhw) for (tr + tr) ≤ (tcyc6 – tewlr – tewhr) are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference.

*3 tewlw and tewlr are specified as the overlap between CS1 being "L" (CS2 = "H") and E.

EPSON 8-75

The Serial Interface




Figure 39

Table 32 $\label{eq:VDD} \mbox{(VDD} = 4.5 \mbox{ V to 5.5 V, Ta} = -40 \mbox{ to } 85^{\circ}\mbox{C} \mbox{)}$

ltem	Signal S	Symbol	Condition	Rating		Units
item	Olgilai Oyilibo		Condition	Min	Max	Ullits
Serial Clock Period	SCL	tscyc		200	_	ns
SCL "H" pulse width		tshw		75	<u> </u>	ns
SCL "L" pulse width		tsLW		75	_	ns
Address setup time	A0	tsas		50	_	ns
Address hold time		tsah		100	_	ns
Data setup time	SI	tsds		50	_	ns
Data hold time		tsdh		50	_	ns
CS-SCL time	CS	tcss		100	_	ns
		tcsH		100	_	ns

8–76 **EPSON**

Table 33

 $(VDD = 2.7 \text{ V to } 4.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

Item	Signal	Symbol	Condition	Rat	ing	Units
item	Olgilai Oyilibo		Condition	Min	Max	Ullits
Serial Clock Period SCL "H" pulse width	SCL	tscyc tshw		250 100	_	ns ns
SCL "L" pulse width		tsLW		100	_	ns
Address setup time Address hold time	A0	tsas tsah		150 150	_	ns ns
Data setup time Data hold time	SI	tsds tsdh		100 100	_	ns ns
CS-SCL time	CS	tcss tcsh		150 150	_	ns ns

Table 34

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

					,	,
Item	Signal	Symbol	Condition	Rating		Units
Item	Signal	Syllibol	Condition	Min	Max	Ullits
Serial Clock Period	SCL	tscyc		400	_	ns
SCL "H" pulse width		tshw		150	_	ns
SCL "L" pulse width		tslw		150	_	ns
Address setup time	A0	tsas		250	_	ns
Address hold time		tsah		250	_	ns
Data setup time	SI	tsds		150	_	ns
Data hold time		tsdh		150	_	ns
CS-SCL time	CS	tcss		250	_	ns
		tcsн		250	_	ns

^{*1} The input signal rise and fall time (tr, tr) are specified at 15 ns or less.

^{*2} All timing is specified using 20% and 80% of VDD as the standard.

Display Control Output Timing




Figure 40

Table 35

 $(VDD = 4.5 V \text{ to } 5.5 V, Ta = -40 \text{ to } 85^{\circ}C)$

Item	Signal	Symbol	Condition		Rating		Units
item	Signal	Syllibol	Condition	Min	Тур	Max	Ullits
FR delay time	FR	tdfr	CL = 50 pF	_	10	40	ns

Table 36

 $(VDD = 2.7 \text{ V to } 4.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

Item	Signal	Symbol	mbol Condition		Units		
item	Signal Symbol	Syllibol	Condition	Min	Тур	Max	Ullits
FR delay time	FR	tdfr	CL = 50 pF	_	20	80	ns

Table 37

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

Item	Signal	Symbol	Condition	Rating			Units
	Signai	Symbol	Condition	Min	Тур	Max	Ullits
FR delay time	FR	tdfr	CL = 50 pF	_	50	200	ns

^{*1} Valid only when the master mode is selected.*2 All timing is based on 20% and 80% of VDD.

EPSON 8-78

Reset Timing




Figure 41

Table 38

 $(VDD = 4.5 \text{ V to } 5.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

Item	Signal	Symbol	Condition	Rating			Units
	Signal	Syllibol	Condition	Min	Тур	Max	Ullits
Reset time		tr		_	_	0.5	μs
Reset "L" pulse width	RES	trw		0.5	_	_	μs

Table 39

 $(VDD = 2.7 V to 4.5 V, Ta = -40 to 85^{\circ}C)$

Item	Signal	Symbol	Condition	Rating			Units
	Signal	Syllibol	Condition	Min	Тур	Max	Ullits
Reset time		tr		_	_	1	μs
Reset "L" pulse width	RES	trw		1	_	_	μs

Table 40

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

Item	Signal	Symbol	Condition	Rating			Units
	Signal	Syllibol	Condition	Min	Тур	Max	Ullits
Reset time		tr		_	_	1.5	μs
Reset "L" pulse width	RES	trw		1.5	_	_	μs

^{*1} All timing is specified with 20% and 80% of VDD as the standard.

THE MPU INTERFACE (REFERENCE EXAMPLES)

The SED1565 Series can be connected to either 80×86 Series MPUs or to 68000 Series MPUs. Moreover, using the serial interface it is possible to operate the SED1565 series chips with fewer signal lines.

The display area can be enlarged by using multiple SED1565 Series chips. When this is done, the chip select signal can be used to select the individual ICs to access.

(1) 8080 Series MPUs




Figure 42-1

(2) 6800 Series MPUs




Figure 42-2

(3) Using the Serial Interface




Figure 42-3

8–80 **EPSON**

CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE)

The liquid crystal display area can be enlarged with ease through the use of multiple SED1565 Series chips. Use a same equipment type.

(1) SED1565 (master) \leftrightarrow SED1565 (slave)




Figure 43

CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLES)

The liquid crystal display area can be enlarged with ease through the use of multiple SED1565 Series chips. Use a same equipment type, in the composition of these chips.

(1) Single-chip Structure




Figure 44-1

(2) Double-chip Structure, #1





Figure 44-2


A SAMPLE TCP PIN ASSIGNMENT

SED1565T0B TCP Pin Layout

Note: The following does not specify dimensions of the TCP pins.



EXTERNAL VIEW OF TCP PINS



8–84 **EPSON**

NOTICE

Please be advised on the following points in the use of this development manual.

- 1. This manual is subject to change without previous notice.
- 2. This manual does not guarantee or furnish the industrial property right nor its execution. Application examples in the manual are intended to ensure your better understanding of the product. Thus, the manufacturer shall not be liable for any trouble arising in your circuits from using such application example. Numerical values provided in the property table of this manual are represented with their magnitude on the numerical line.
- 3. No part of this manual may not be reproduced, copied or used for commercial purposes without a written permission from the manufacturer.

In handling of semiconductor devices, your attention is required to the following points. [Precautions on Light]

Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in malfunctioning of the ICs. To prevent such malfunctioning of the ICs mounted on the boards or products, make sure that:

- (1) Your design and mounting layout done are so that the IC is not exposed to light in actual use.
- (2) The IC is protected from light in the inspection process.
- (3) The IC is protected from light in its front, rear and side faces.

EPSON 8-85

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.