



# 65 x 102 Dot Matrix LCD Controller/Driver

## 1. INTRODUCTION

The ST7556 is a driver & controller LSI for graphic dot-matrix liquid crystal display systems. It contains 102 segment and 65 common with 1 ICOM driver circuits. This chip is connected directly to a microprocessor, accepts 4-line serial interface (SPI) or 8-bit parallel interface, display data can store in an on-chip display data RAM of 66 x 102 bits. It performs display data RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains power supply circuits to drive liquid crystal, it is possible to make a display system with the fewest components.

## 2. FEATURES

### **Driver Output Circuits**

102 segment outputs / 65+1 common outputs

#### **On-chip Display Data ram**

- Capacity: 66X102=6,732 bits

#### **Microprocessor Interface**

- 8-bit parallel bi-directional interface with
   6800-series or 8080-series
- 4-line SPI (serial peripheral interface) available (only write operation)

#### **On-chip Low Power Analog Circuit**

- Generation of LCD supply voltage (externally Vout voltage supply is possible)
- Generation of intermediate LCD bias voltages
- Oscillator requires no external components

(external clock also possible)

- Voltage converter (x4)
- Voltage regulator (temperature gradient -0.05%/°C)
- Voltage follower
- On-chip electronic contrast control function (128 steps)
- Liquid crystal driving voltage :
   V0 -VSS = max 12 V (external power supply)

### External RESB (reset) pin

#### Logic supply voltage range VDD -VSS

- 1.8 to 3.3V

Temperature range: -30 to +85 degree

# 3. PAD Arrangement (COG)

Chip Size: 10,310 um × 1,150 um

**Bump Pitch:** 

PAD NO 1 ~ 148, 250 ~ 272: 75.5 um (com/seg) PAD NO 149 ~ 248: 75 um (I/O) PAD NO 148 ~ 149: 114 um


PAD NO 248 ~ 249 : 93.5 um (Reset) PAD NO 249 ~ 250 : 95.9 um (Reset)

**Bump Size:** 

PAD NO 1 ~ 125, 137 ~ 248, 250 ~ 261: 55(x) um x 60(y) um PAD NO 249: 92(x) um x 60(y) um

PAD NO 126 ~ 136 , 262 ~ 272 : 60(x)um × 55(y) um

Bump Height: 17 um Chip Thickness: 635 um



# Pad Center Coordinates (NORMAL, TMY=0)

ı uu ocı		amates (i	1011III.AL,
PAD NO.	PIN Name	Х	Υ
1	COM[42]	4681.0	389.0
2	COM[41]	4605.5	389.0
3	COM[40]	4530.0	389.0
4	COM[39]	4454.5	389.0
5	COM[38]	4379.0	389.0
6	COM[37]	4303.5	389.0
7	COM[36]	4228.0	389.0
8	COM[35]	4152.5	389.0
9	COM[34]	4077.0	389.0
10	COM[33]	4001.5	389.0
11	COM[32]	3926.0	389.0
12	Reserve	3850.5	389.0
13	SEG[0]	3775.0	389.0
14	SEG[1]	3699.5	389.0
15	SEG[2]	3624.0	389.0
16	SEG[3]	3548.5	389.0
17	SEG[4]	3473.0	389.0
18	SEG[5]	3397.5	389.0
19	SEG[6]	3322.0	389.0
20	SEG[7]	3246.5	389.0
21	SEG[8]	3171.0	389.0
22	SEG[9]	3095.5	389.0
23	SEG[10]	3020.0	389.0
24	SEG[11]	2944.5	389.0
25	SEG[12]	2869.0	389.0
26	SEG[13]	2793.5	389.0
27	SEG[14]	2718.0	389.0
28	SEG[15]	2642.5	389.0
29	SEG[16]	2567.0	389.0
30	SEG[17]	2491.5	389.0
31	SEG[18]	2416.0	389.0
32	SEG[19]	2340.5	389.0
33	SEG[20]	2265.0	389.0
34	SEG[21]	2189.5	389.0
35	SEG[22]	2114.0	389.0

	ı		
PAD NO.	PIN Name	X	Y
36	SEG[23]	2038.5	389.0
37	SEG[24]	1963.0	389.0
38	SEG[25]	1887.5	389.0
39	SEG[26]	1812.0	389.0
40	SEG[27]	1736.5	389.0
41	SEG[28]	1661.0	389.0
42	SEG[29]	1585.5	389.0
43	SEG[30]	1510.0	389.0
44	SEG[31]	1434.5	389.0
45	SEG[32]	1359.0	389.0
46	SEG[33]	1283.5	389.0
47	SEG[34]	1208.0	389.0
48	SEG[35]	1132.5	389.0
49	SEG[36]	1057.0	389.0
50	SEG[37]	981.5	389.0
51	SEG[38]	906.0	389.0
52	SEG[39]	830.5	389.0
53	SEG[40]	755.0	389.0
54	SEG[41]	679.5	389.0
55	SEG[42]	604.0	389.0
56	SEG[43]	528.5	389.0
57	SEG[44]	453.0	389.0
58	SEG[45]	377.5	389.0
59	SEG[46]	302.0	389.0
60	SEG[47]	226.5	389.0
61	SEG[48]	151.0	389.0
62	SEG[49]	75.5	389.0
63	SEG[50]	0.0	389.0
64	SEG[51]	-75.5	389.0
65	SEG[52]	-151.0	389.0
66	SEG[53]	-226.5	389.0
67	SEG[54]	-302.0	389.0
68	SEG[55]	-377.5	389.0
69	SEG[56]	-453.0	389.0
70	SEG[57]	-528.5	389.0

PAD NO.	PIN Name	Х	Y
71	SEG[58]	-604.0	389.0
72	SEG[59]	-679.5	389.0
73	SEG[60]	-755.0	389.0
74	SEG[61]	-830.5	389.0
75	SEG[62]	-906.0	389.0
76	SEG[63]	-981.5	389.0
77	SEG[64]	-1057.0	389.0
78	SEG[65]	-1132.5	389.0
79	SEG[66]	-1208.0	389.0
80	SEG[67]	-1283.5	389.0
81	SEG[68]	-1359.0	389.0
82	SEG[69]	-1434.5	389.0
83	SEG[70]	-1510.0	389.0
84	SEG[71]	-1585.5	389.0
85	SEG[72]	-1661.0	389.0
86	SEG[73]	-1736.5	389.0
87	SEG[74]	-1812.0	389.0
88	SEG[75]	-1887.5	389.0
89	SEG[76]	-1963.0	389.0
90	SEG[77]	-2038.5	389.0
91	SEG[78]	-2114.0	389.0
92	SEG[79]	-2189.5	389.0
93	SEG[80]	-2265.0	389.0
94	SEG[81]	-2340.5	389.0
95	SEG[82]	-2416.0	389.0
96	SEG[83]	-2491.5	389.0
97	SEG[84]	-2567.0	389.0
98	SEG[85]	-2642.5	389.0
99	SEG[86]	-2718.0	389.0
100	SEG[87]	-2793.5	389.0
101	SEG[88]	-2869.0	389.0
102	SEG[89]	-2944.5	389.0
103	SEG[90]	-3020.0	389.0
104	SEG[91]	-3095.5	389.0
105	SEG[92]	-3171.0	389.0
106	SEG[93]	-3246.5	389.0

PAD NO.	PIN Name	X	Y
107	SEG[94]	-3322.0	389.0
108	SEG[95]	-3397.5	389.0
109	SEG[96]	-3473.0	389.0
110	SEG[97]	-3548.5	389.0
111	SEG[98]	-3624.0	389.0
112	SEG[99]	-3699.5	389.0
113	SEG[100]	-3775.0	389.0
114	SEG[101]	-3850.5	389.0
115	COMS1	-3926.0	389.0
116	COM[0]	-4001.5	389.0
117	COM[1]	-4077.0	389.0
118	COM[2]	-4152.5	389.0
119	COM[3]	-4228.0	389.0
120	COM[4]	-4303.5	389.0
121	COM[5]	-4379.0	389.0
122	COM[6]	-4454.5	389.0
123	COM[7]	-4530.0	389.0
124	COM[8]	-4605.5	389.0
125	COM[9]	-4681.0	389.0
126	COM[10]	-4998.5	381.5
127	COM[11]	-4998.5	306.0
128	COM[12]	-4998.5	230.5
129	COM[13]	-4998.5	155.0
130	COM[14]	-4998.5	79.5
131	COM[15]	-4998.5	4.0
132	COM[16]	-4998.5	-71.5
133	COM[17]	-4998.5	-147.0
134	COM[18]	-4998.5	-222.5
135	COM[19]	-4998.5	-298.0
136	COM[20]	-4998.5	-373.5
137	COM[21]	-4694.5	-389.0
138	COM[22]	-4619.0	-389.0
139	COM[23]	-4543.5	-389.0
140	COM[24]	-4468.0	-389.0
141	COM[25]	-4392.5	-389.0
142	COM[26]	-4317.0	-389.0
	•		

PAD NO.	PIN Name	Х	Y
143	COM[27]	-4241.5	-389.0
144	COM[28]	-4166.0	-389.0
145	COM[29]	-4090.5	-389.0
146	COM[30]	-4015.0	-389.0
147	COM[31]	-3939.5	-389.0
148	Reserve	-3864.0	-389.0
149	Т9	-3750.0	-389.0
150	VDD	-3675.0	-389.0
151	VDD	-3600.0	-389.0
152	VDD	-3525.0	-389.0
153	VDD	-3450.0	-389.0
154	VDD	-3375.0	-389.0
155	VDD	-3300.0	-389.0
156	VDD2	-3225.0	-389.0
157	VDD2	-3150.0	-389.0
158	VDD2	-3075.0	-389.0
159	VDD2	-3000.0	-389.0
160	VDD2	-2925.0	-389.0
161	VDD2	-2850.0	-389.0
162	VDD2	-2775.0	-389.0
163	VDD2	-2700.0	-389.0
164	VDD2	-2625.0	-389.0
165	VDD2	-2550.0	-389.0
166	VDD2	-2475.0	-389.0
167	VDD2	-2400.0	-389.0
168	D7	-2325.0	-389.0
169	D7	-2250.0	-389.0
170	D6	-2175.0	-389.0
171	D6	-2100.0	-389.0
172	D5	-2025.0	-389.0
173	D5	-1950.0	-389.0
174	D4	-1875.0	-389.0
175	D4	-1800.0	-389.0
176	D3	-1725.0	-389.0
177	D3	-1650.0	-389.0
178	D2	-1575.0	-389.0

PAD NO.	PIN Name	Х	Y
179	D2	-1500.0	-389.0
180	D1	-1425.0	-389.0
181	D1	-1350.0	-389.0
182	D0	-1275.0	-389.0
183	D0	-1200.0	-389.0
184	VDD	-1125.0	-389.0
185	T0	-1050.0	-389.0
186	T1	-975.0	-389.0
187	T2	-900.0	-389.0
188	Т3	-825.0	-389.0
189	T4	-750.0	-389.0
190	T5	-675.0	-389.0
191	T6	-600.0	-389.0
192	Т7	-525.0	-389.0
193	T8	-450.0	-389.0
194	VRS	-375.0	-389.0
195	ERD	-300.0	-389.0
196	ERD	-225.0	-389.0
197	RWR	-150.0	-389.0
198	RWR	-75.0	-389.0
199	A0	0.0	-389.0
200	A0	75.0	-389.0
201	CS	150.0	-389.0
202	CS	225.0	-389.0
203	IMS	300.0	-389.0
204	VDD	375.0	-389.0
205	PS	450.0	-389.0
206	T11	525.0	-389.0
207	T10	600.0	-389.0
208	VDD	675.0	-389.0
209	osc	750.0	-389.0
210	osc	825.0	-389.0
211	TMX	900.0	-389.0
212	TMY	975.0	-389.0
213	V0	1050.0	-389.0
214	V0	1125.0	-389.0
			ē

PAD NO.	PIN Name	Х	Y
215	V1	1200.0	-389.0
216	V2	1275.0	-389.0
217	V3	1350.0	-389.0
218	V4	1425.0	-389.0
219	VSS2	1500.0	-389.0
220	VSS2	1575.0	-389.0
221	VSS2	1650.0	-389.0
222	VSS2	1725.0	-389.0
223	VSS2	1800.0	-389.0
224	VSS2	1875.0	-389.0
225	VSS2	1950.0	-389.0
226	VSS2	2025.0	-389.0
227	VSS2	2100.0	-389.0
228	VSS2	2175.0	-389.0
229	VSS2	2250.0	-389.0
230	VSS2	2325.0	-389.0
231	VSS	2400.0	-389.0
232	VSS	2475.0	-389.0
233	VSS	2550.0	-389.0
234	VSS	2625.0	-389.0
235	VSS	2700.0	-389.0
236	VSS	2775.0	-389.0
237	VLCDIN	2850.0	-389.0
238	VLCDIN	2925.0	-389.0
239	VLCDIN	3000.0	-389.0
240	VLCDIN	3075.0	-389.0
241	VLCDIN	3150.0	-389.0
242	VLCDIN	3225.0	-389.0
243	VLCDOUT	3300.0	-389.0

PAD NO.	PIN Name	Х	Y
244	VLCDOUT	3375.0	-389.0
245	VLCDOUT	3450.0	-389.0
246	VLCDOUT	3525.0	-389.0
247	VLCDOUT	3600.0	-389.0
248	VLCDOUT	3675.0	-389.0
249	RES	3768.5	-389.0
250	COMS2	3864.5	-389.0
251	COM[64]	3940.0	-389.0
252	COM[63]	4015.5	-389.0
253	COM[62]	4091.0	-389.0
254	COM[61]	4166.5	-389.0
255	COM[60]	4242.0	-389.0
256	COM[59]	4317.5	-389.0
257	COM[58]	4393.0	-389.0
258	COM[57]	4468.5	-389.0
259	COM[56]	4544.0	-389.0
260	COM[55]	4619.5	-389.0
261	COM[54]	4695.0	-389.0
262	COM[53]	4998.5	-373.5
263	COM[52]	4998.5	-298.0
264	COM[51]	4998.5	-222.5
265	COM[50]	4998.5	-147.0
266	COM[49]	4998.5	-71.5
267	COM[48]	4998.5	4.0
268	COM[47]	4998.5	79.5
269	COM[46]	4998.5	155.0
270	COM[45]	4998.5	230.5
271	COM[44]	4998.5	306.0
272	COM[43]	4998.5	381.5

# Pad Center Coordinates (REVERSE, TMY=1)

i da ocii		amates (i	<u> </u>
PAD NO.	PIN Name	Х	Υ
1	COM[22]	4681.0	389.0
2	COM[23]	4605.5	389.0
3	COM[24]	4530.0	389.0
4	COM[25]	4454.5	389.0
5	COM[26]	4379.0	389.0
6	COM[27]	4303.5	389.0
7	COM[28]	4228.0	389.0
8	COM[29]	4152.5	389.0
9	COM[30]	4077.0	389.0
10	COM[31]	4001.5	389.0
11	Reserve	3926.0	389.0
12	Reserve	3850.5	389.0
13	SEG[0]	3775.0	389.0
14	SEG[1]	3699.5	389.0
15	SEG[2]	3624.0	389.0
16	SEG[3]	3548.5	389.0
17	SEG[4]	3473.0	389.0
18	SEG[5]	3397.5	389.0
19	SEG[6]	3322.0	389.0
20	SEG[7]	3246.5	389.0
21	SEG[8]	3171.0	389.0
22	SEG[9]	3095.5	389.0
23	SEG[10]	3020.0	389.0
24	SEG[11]	2944.5	389.0
25	SEG[12]	2869.0	389.0
26	SEG[13]	2793.5	389.0
27	SEG[14]	2718.0	389.0
28	SEG[15]	2642.5	389.0
29	SEG[16]	2567.0	389.0
30	SEG[17]	2491.5	389.0
31	SEG[18]	2416.0	389.0
32	SEG[19]	2340.5	389.0
33	SEG[20]	2265.0	389.0
34	SEG[21]	2189.5	389.0
35	SEG[22]	2114.0	389.0

PAD NO.	PIN Name	Х	Υ
36	SEG[23]	2038.5	389.0
37	SEG[24]	1963.0	389.0
38	SEG[25]	1887.5	389.0
39	SEG[26]	1812.0	389.0
40	SEG[27]	1736.5	389.0
41	SEG[28]	1661.0	389.0
42	SEG[29]	1585.5	389.0
43	SEG[30]	1510.0	389.0
44	SEG[31]	1434.5	389.0
45	SEG[32]	1359.0	389.0
46	SEG[33]	1283.5	389.0
47	SEG[34]	1208.0	389.0
48	SEG[35]	1132.5	389.0
49	SEG[36]	1057.0	389.0
50	SEG[37]	981.5	389.0
51	SEG[38]	906.0	389.0
52	SEG[39]	830.5	389.0
53	SEG[40]	755.0	389.0
54	SEG[41]	679.5	389.0
55	SEG[42]	604.0	389.0
56	SEG[43]	528.5	389.0
57	SEG[44]	453.0	389.0
58	SEG[45]	377.5	389.0
59	SEG[46]	302.0	389.0
60	SEG[47]	226.5	389.0
61	SEG[48]	151.0	389.0
62	SEG[49]	75.5	389.0
63	SEG[50]	0.0	389.0
64	SEG[51]	-75.5	389.0
65	SEG[52]	-151.0	389.0
66	SEG[53]	-226.5	389.0
67	SEG[54]	-302.0	389.0
68	SEG[55]	-377.5	389.0
69	SEG[56]	-453.0	389.0
70	SEG[57]	-528.5	389.0

PAD NO.	PIN Name	Х	Y
71	SEG[58]	-604.0	389.0
72	SEG[59]	-679.5	389.0
73	SEG[60]	-755.0	389.0
74	SEG[61]	-830.5	389.0
75	SEG[62]	-906.0	389.0
76	SEG[63]	-981.5	389.0
77	SEG[64]	-1057.0	389.0
78	SEG[65]	-1132.5	389.0
79	SEG[66]	-1208.0	389.0
80	SEG[67]	-1283.5	389.0
81	SEG[68]	-1359.0	389.0
82	SEG[69]	-1434.5	389.0
83	SEG[70]	-1510.0	389.0
84	SEG[71]	-1585.5	389.0
85	SEG[72]	-1661.0	389.0
86	SEG[73]	-1736.5	389.0
87	SEG[74]	-1812.0	389.0
88	SEG[75]	-1887.5	389.0
89	SEG[76]	-1963.0	389.0
90	SEG[77]	-2038.5	389.0
91	SEG[78]	-2114.0	389.0
92	SEG[79]	-2189.5	389.0
93	SEG[80]	-2265.0	389.0
94	SEG[81]	-2340.5	389.0
95	SEG[82]	-2416.0	389.0
96	SEG[83]	-2491.5	389.0
97	SEG[84]	-2567.0	389.0
98	SEG[85]	-2642.5	389.0
99	SEG[86]	-2718.0	389.0
100	SEG[87]	-2793.5	389.0
101	SEG[88]	-2869.0	389.0
102	SEG[89]	-2944.5	389.0
103	SEG[90]	-3020.0	389.0
104	SEG[91]	-3095.5	389.0
105	SEG[92]	-3171.0	389.0
106	SEG[93]	-3246.5	389.0

PAD NO.	PIN Name	X	Y
107	SEG[94]	-3322.0	389.0
108	SEG[95]	-3397.5	389.0
109	SEG[96]	-3473.0	389.0
110	SEG[97]	-3548.5	389.0
111	SEG[98]	-3624.0	389.0
112	SEG[99]	-3699.5	389.0
113	SEG[100]	-3775.0	389.0
114	SEG[101]	-3850.5	389.0
115	COMS1	-3926.0	389.0
116	COM[64]	-4001.5	389.0
117	COM[63]	-4077.0	389.0
118	COM[62]	-4152.5	389.0
119	COM[61]	-4228.0	389.0
120	COM[60]	-4303.5	389.0
121	COM[59]	-4379.0	389.0
122	COM[58]	-4454.5	389.0
123	COM[57]	-4530.0	389.0
124	COM[56]	-4605.5	389.0
125	COM[55]	-4681.0	389.0
126	COM[54]	-4998.5	381.5
127	COM[53]	-4998.5	306.0
128	COM[52]	-4998.5	230.5
129	COM[51]	-4998.5	155.0
130	COM[50]	-4998.5	79.5
131	COM[49]	-4998.5	4.0
132	COM[48]	-4998.5	-71.5
133	COM[47]	-4998.5	-147.0
134	COM[46]	-4998.5	-222.5
135	COM[45]	-4998.5	-298.0
136	COM[44]	-4998.5	-373.5
137	COM[43]	-4694.5	-389.0
138	COM[42]	-4619.0	-389.0
139	COM[41]	-4543.5	-389.0
140	COM[40]	-4468.0	-389.0
141	COM[39]	-4392.5	-389.0
142	COM[38]	-4317.0	-389.0
L	1	1	I


PAD NO.	PIN Name	Х	Y
143	COM[37]	-4241.5	-389.0
144	COM[36]	-4166.0	-389.0
145	COM[35]	-4090.5	-389.0
146	COM[34]	-4015.0	-389.0
147	COM[33]	-3939.5	-389.0
148	COM[32]	-3864.0	-389.0
149	T9	-3750.0	-389.0
150	VDD	-3675.0	-389.0
151	VDD	-3600.0	-389.0
152	VDD	-3525.0	-389.0
153	VDD	-3450.0	-389.0
154	VDD	-3375.0	-389.0
155	VDD	-3300.0	-389.0
156	VDD2	-3225.0	-389.0
157	VDD2	-3150.0	-389.0
158	VDD2	-3075.0	-389.0
159	VDD2	-3000.0	-389.0
160	VDD2	-2925.0	-389.0
161	VDD2	-2850.0	-389.0
162	VDD2	-2775.0	-389.0
163	VDD2	-2700.0	-389.0
164	VDD2	-2625.0	-389.0
165	VDD2	-2550.0	-389.0
166	VDD2	-2475.0	-389.0
167	VDD2	-2400.0	-389.0
168	D7	-2325.0	-389.0
169	D7	-2250.0	-389.0
170	D6	-2175.0	-389.0
171	D6	-2100.0	-389.0
172	D5	-2025.0	-389.0
173	D5	-1950.0	-389.0
174	D4	-1875.0	-389.0
175	D4	-1800.0	-389.0
176	D3	-1725.0	-389.0
177	D3	-1650.0	-389.0
178	D2	-1575.0	-389.0

PAD NO.	PIN Name	X	Y
179	D2	-1500.0	-389.0
180	D1	-1425.0	-389.0
181	D1	-1350.0	-389.0
182	D0	-1275.0	-389.0
183	D0	-1200.0	-389.0
184	VDD	-1125.0	-389.0
185	T0	-1050.0	-389.0
186	T1	-975.0	-389.0
187	T2	-900.0	-389.0
188	Т3	-825.0	-389.0
189	T4	-750.0	-389.0
190	T5	-675.0	-389.0
191	T6	-600.0	-389.0
192	Т7	-525.0	-389.0
193	T8	-450.0	-389.0
194	VRS	-375.0	-389.0
195	ERD	-300.0	-389.0
196	ERD	-225.0	-389.0
197	RWR	-150.0	-389.0
198	RWR	-75.0	-389.0
199	A0	0.0	-389.0
200	A0	75.0	-389.0
201	CS	150.0	-389.0
202	CS	225.0	-389.0
203	IMS	300.0	-389.0
204	VDD	375.0	-389.0
205	PS	450.0	-389.0
206	T11	525.0	-389.0
207	T10	600.0	-389.0
208	VDD	675.0	-389.0
209	osc	750.0	-389.0
210	osc	825.0	-389.0
211	TMX	900.0	-389.0
212	TMY	975.0	-389.0
213	V0	1050.0	-389.0
214	V0	1125.0	-389.0
-	1		

PAD NO.	PIN Name	Х	Y
215	V1	1200.0	-389.0
216	V2	1275.0	-389.0
217	V3	1350.0	-389.0
218	V4	1425.0	-389.0
219	VSS2	1500.0	-389.0
220	VSS2	1575.0	-389.0
221	VSS2	1650.0	-389.0
222	VSS2	1725.0	-389.0
223	VSS2	1800.0	-389.0
224	VSS2	1875.0	-389.0
225	VSS2	1950.0	-389.0
226	VSS2	2025.0	-389.0
227	VSS2	2100.0	-389.0
228	VSS2	2175.0	-389.0
229	VSS2	2250.0	-389.0
230	VSS2	2325.0	-389.0
231	VSS	2400.0	-389.0
232	VSS	2475.0	-389.0
233	VSS	2550.0	-389.0
234	VSS	2625.0	-389.0
235	VSS	2700.0	-389.0
236	VSS	2775.0	-389.0
237	VLCDIN	2850.0	-389.0
238	VLCDIN	2925.0	-389.0
239	VLCDIN	3000.0	-389.0
240	VLCDIN	3075.0	-389.0
241	VLCDIN	3150.0	-389.0
242	VLCDIN	3225.0	-389.0
243	VLCDOUT	3300.0	-389.0

PAD NO.	PIN Name	Х	Y
244	VLCDOUT	3375.0	-389.0
245	VLCDOUT	3450.0	-389.0
246	VLCDOUT	3525.0	-389.0
247	VLCDOUT	3600.0	-389.0
248	VLCDOUT	3675.0	-389.0
249	RES	3768.5	-389.0
250	COMS2	3864.5	-389.0
251	COM[0]	3940.0	-389.0
252	COM[1]	4015.5	-389.0
253	COM[2]	4091.0	-389.0
254	COM[3]	4166.5	-389.0
255	COM[4]	4242.0	-389.0
256	COM[5]	4317.5	-389.0
257	COM[6]	4393.0	-389.0
258	COM[7]	4468.5	-389.0
259	COM[8]	4544.0	-389.0
260	COM[9]	4619.5	-389.0
261	COM[10]	4695.0	-389.0
262	COM[11]	4998.5	-373.5
263	COM[12]	4998.5	-298.0
264	COM[13]	4998.5	-222.5
265	COM[14]	4998.5	-147.0
266	COM[15]	4998.5	-71.5
267	COM[16]	4998.5	4.0
268	COM[17]	4998.5	79.5
269	COM[18]	4998.5	155.0
270	COM[19]	4998.5	230.5
271	COM[20]	4998.5	306.0
272	COM[21]	4998.5	381.5

# 4. BLOCK DIAGRAM



# **5. PINNING DESCRIPTIONS**

Pin Name	I/O			Description		No. of Pin	
LCD driver outputs		•				•	
		LCD segment of This display dated driver.	•		output voltage of segmen	t	
			M (Internal)	Segment drove	r output voltage Reverse display		
SEG0 to SEG101	0	Н	Н	VLCD	V <sub>2</sub>	102	
		Н	L	V <sub>SS</sub>	V <sub>3</sub>		
		L	Н	V <sub>2</sub>	VLCD		
		L	L	V <sub>3</sub>	V <sub>SS</sub>		
		Power sa	ave mode	V <sub>SS</sub>	V <sub>SS</sub>		
COM0 to COM64	O	common driver Display data H H L	canning data	Common drove Normal display V	rol the output voltage of r output voltage Reverse display V <sub>SS</sub> LCD V <sub>1</sub> V <sub>4</sub> V <sub>SS</sub>	65	
COMS	0	Common output for the icons The output signals of two pins are same. When not used, this pin should be left open.					
TMX	ı	TMX connect to	Mirror X: SEG bi-direction selection TMX connect to VSS (MX=0):normal direction (SEG0→SEG101)				
TMY	1	Mirror Y: COM TMY connect to	TMX connect to VDD ( MX=1):reverse direction (SEG101→SEG0)  Mirror Y: COM bi-direction selection  TMY connect to VSS (MY=0):normal direction  TMY connect to VDD (MY=1):reverse direction				
MICROPROCESSOR	INTERFACE		. coordinatoo.			1	
P/S	I	Microprocessor interface select input pin P/S= "H ": parallel data input. P/S= "L ": serial data input. When P/S=" L ", D0 to D5 are fixed to " H ". RD (E) and WR(R/W) are fixed to "H ".					
IMS	ı	P/S	IMS	Sta D-series parallel M D-series parallel M n-SPI MPU interfa	IPU interface IPU interface	1	
CSB	ı	Chip select inp Data/instruction	L" L" Do not use  Chip select input pins  Data/instruction I/O is enabled only when CSB is " L ". When chip select is non-active, DB0 to DB7 is high impedance.				
RESB	ı	Reset input pin		zation is executed	 I.	1	

A0	1		It determines whether the data bits are data or a command.  A0=" H ": Indicates that D0 to D7 are display data.					
Αυ	•				are control data.	2		
		Read/W	Read/Write execution control pin					
		IMS	MPU type	/WR(R/W	Description			
					Read/Write control input pin			
		Н	6800-series	R/W	R/W=" H ": read			
WR(R/W)	I				R/W=" L": write Write enable clock input pin	2		
			0000	AA/D	The data on D0 to D7 are latched			
		L	8080-series	/WR	at the rising edge of the /WR			
					signal			
		When i	n the serial inte	erface must	fixed to " H ".			
		Read/V	/rite execution	control pin				
		IMS	MPU Type	/RD (E)	Description			
					Read/Write control input pin			
					R/W=" H ": When E is " H ", D0 to D7			
(DD (E)	ı	Н	6800-series		are in an output status.  R/W=" L ": The data on D0 to D7 are	2		
/RD (E)	•				latched at the falling edge of the E	2		
					signal.			
					Read enable clock input pin			
		L	8080-series		When /RD is " L ", D0 to D7 are in an output status.			
		When i	When in the serial interface must fixed to " H ".					
		When t	he parallel int	erface sele	ected (P/S=" H " ): 8-bit interface			
		8-bit bi-	16					
D5 to D0		micropr When o						
D6 (SI)	I/O	When t						
D7 (SCL)		D7: ser						
		D6: ser						
			, D3, D2, D1, D chip select is no		to "H".  I to D7 is high impedance.			
LCD DRIVER SUPPI	_Y	TVIIIOIT	,,,,p	<u> </u>	to Dr. to ringer impoduction.			
		When t	the on-chip os	cillator is	used, this input must be connected			
				-	if used, is connected to this input. If			
osc	I				are both inhibited by connecting the	2		
		-	OSC pin to VSS the display is not clocked and may be left in a DC state. To avoid this, the chip should always be put into Power Down Mode					
		before stopping the clock.						
Power Supply Pins								
	Power	_	Ground.	131		•		
V <sub>SS1</sub>	Supply	The 2 supply rails $V_{\rm SS1}$ and $V_{\rm SS2}$ must be connected together.				6		
	Power	Analog	Ground.			12		
$V_{SS2}$	Supply	The 2 supply rails V <sub>SS1</sub> and V <sub>SS2</sub> must be connected together.						
		Digital	Supply voltage.					
VDD	Power	The 2 s	The 2 supply rails VDD and $V_{DD2}$ could be connected together.					
	Supply	If Digital Option pin is high, must be this level						
$V_{\mathrm{DD2}}$	Power	_	Supply voltage			12		
		The 2 s	The 2 supply rails VDD and V <sub>DD2</sub> could be connected together.					

	Supply		
V <sub>LCDOUT</sub>	Power	If the internal voltage generator is used, the $V_{\text{LCDIN}}$ & $V_{\text{LCDOUT}}$ must be connected together and series one capacitor to VSS2.	6
V <sub>LCDIN</sub>	Power Supply	If an external supply is used this pin must be left open.  If the internal voltage generator is used, the V <sub>LCDIN</sub> & V <sub>LCDOUT</sub> must be connected together. An external supply voltage can be supplied using the V <sub>LCDIN</sub> pad. This pad is for external multiple voltage input. In this case, VLCDOUT has to be left open,	6
V0,V1, V2, V3, V4	Power Supply	This is a multi-level power supply for the liquid crystal.  V <sub>LCDIN</sub> ≥V0 ≥V1≥V2≥V3≥V4≥VSS	8
VRS	Power Supply	Monitor Voltage Regulator level, must be left open.	1
Test Pin			
Test0~Test11	Т	To test used. Test0~Test8 must floating Test9 could be connected out for monitor the VLCD(V0) voltage Test10 must connect to VSS Test11 must connect to VDD	11
Reserve Pin		ALL Reserve Pin must floating	

# ST7556 I/O PIN ITO Resister Limitation

PIN Name	ITO Resister
PS,IMS,OSC	No Limitation
T1~T8, VRS	Floating
VDD, Vdd2, Vss1, Vss2 , Vlcdin , Vlcdout	<100Ω
V1 , V2 , V3 , V4	<500Ω
A0,/WR,/RD,CSB, D0D7	<1ΚΩ
RESB	<10ΚΩ

## 6. FUNCTIONS DESCRIPTION

#### MICROPROCESSOR INTERFACE

### **Chip Select Input**

There is CSB pin for chip selection. The ST7556 can interface with an MPU when CSB is "L". When CSB is "H", these pins are set to any other combination, A0, /RD(E), and /WR(R/W) inputs are disabled and D0 to D7 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset.

#### Parallel / Serial Interface

ST7556 has three types of interface with an MPU, which are one serial and two parallel interfaces. This parallel or serial interface is determined by P/S pin as shown in table 1.

Table 1. Parallel/Serial Interface Mode

Туре	P/S	IMS	CSB	Interface mode	
Parallel	H H CSB		CSB	6800-series MPU interface	
Parallel	П	n L CSB	8080-series MPU interface		
Coriol		Н	CSB	4-pin SPI interface	
Serial	L	L		Do not use	

### Parallel Interface (P/S = "H")

The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by IMS as shown in table 2. The type of data transfer is determined by signals at A0, /RD (E) and /WR(R/W) as shown in table 3.

**Table 2. Microprocessor Selection for Parallel Interface** 

IMS	CSB	A0	/RD (E)	/WR (R/W)	DB0 to DB7	MPU bus
Н	CSB	Α0	Е	R/W	DB0 to DB7	6800-series
L	CSB	A0	/RD	WR	DB0 to DB7	8080-series

**Table 3. Parallel Data Transfer** 

Common	6800-	6800-series		series	
DC	Е	R/W	/RD	WR	Description
RS	(/RD)	(WR)	(E)	(R/W)	
Н	Н	Η	L	Н	Display data read out
Н	Н	L	Н	L	Display data write
L	Н	Н	L	Н	Register status read
L	Н	L	Н	L	Writes to internal register (instruction)


NOTE: When /RD (E) pin is always pulled high for 6800-series interface, it can be used CSB for enable signal. In this case, interface data is latched at the rising edge of CSB and the type of data transfer is determined by signals at A0, WR(R/W) as in case of 6800-series mode.

### Serial Interface (P/S=" L ")

Serial Mode	P/S	IMS	CSB	Α0	Description
4-line SPI interface	L	Н	CSB	Used	Write only

## IMS=" L ", P/S=" H ": 4-line SPI interface

When the ST7556 is active (CSB="L"), serial data (D6) and serial clock (D7) inputs are enabled. And not active, the internal 8-bit shift register and the 3-bit counter are reset. The display data/command indication may be controlled either via software or the Register Select (A0) Pin, based on the setting of P/S. When the A0 pin is used (IMS = "H"), data is display data when A0 is high, and command data when A0 is low. When A0 is not used (IMS = "L"), the LCD Driver will receive command from MCU by default. If messages on the data pin are data rather than command, MCU should send Data direction command to control the data direction and then one more command to define the number of data bytes will be write. After these two continuous commands are sending, the following messages will be data rather than command. Serial data can be read on the rising edge of serial clock going into D7 and processed as 8-bit parallel data on the eighth serial clock. And the DDRAM column address pointer will be increased by one automatically. The next bytes after the display data string are handled as command data.





#### **Busy Flag**

The Busy Flag indicates whether the ST7556 is operating or not. When D7 is "H" in read status operation, this device is in busy status and will accept only read status instruction. If the cycle time is correct, the microprocessor needs not to check this flag before each instruction, which improves the MPU performance.

#### **Data Transfer**

The ST7556 uses bus holder and internal data bus for data transfer with the MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in figure 3. And when reading data from on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this stored data from bus holder for the next data read cycle as shown in figure 4. This means that a dummy read cycle must be inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the specified address cannot be output with the read display data instruction right after the address sets, but can be output at the second read of data.





#### **DISPLAY DATA RAM (DDRAM)**

The ST7556 contains a 65X102 bit static RAM that stores the display data. The display data RAM store the dot data for the LCD. It has a 65(8 pageX8 +1) X102, and extra ICOM. There is a direct correspondence between X-address and column output number. It is 65-row by 102-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 65 rows are divided into 8 pages of 8 lines and 1 page of 1 line. Data is read from or written to the 8 lines of each page directly through D0 to D7. The display data of D0 to D7 from the microprocessor correspond to the LCD common lines. The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.

### **Page Address Circuit**

This circuit is for providing a Page Address to Display Data RAM shown in figure 6. It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 9 is a special RAM area for the icons and display data D0 is only valid.

### Column Address Circuit

Column Address Circuit has an 8-bit preset counter that provides Column Address to the Display Data RAM as shown in figure 5. The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously.

#### **ADDRESSING**


Data is downloaded in bytes into the RAM matrix of ST7556 as indicated in Figs.5, 6, 7. The display RAM has a matrix of 65 by 102 bits. The address pointer addresses the columns. The address ranges are: X 0 to 101 (1100101), Y 0 to 8 (1000). Addresses outside these ranges are not allowed.


In vertical addressing mode (V=1) the Y address increments after each byte (see Fig.7). After the last Y address (Y = 8) Y wraps around to 0 and X increments to address the next column.


In horizontal addressing mode (V=0) the X address increments after each byte (see Fig.6). After the last X address (X = 101) X wraps around to 0 and Y increments to address the next row.

After the very last address (X = 101, Y = 8) the address pointers wrap around to address (X = 0, Y = 0)

#### **Data structure**







	ge A			Da	ata																				Line Address		COM Output
			1	D	7	1					l 1			1	1					1	1		1		00H		COM0
				D											ŀ										01H		COM1
				D											İ										02H		COM2
0	0	0	0	D										Pa											03H		COM3
U	U	U	0	D										(	)										04H		COM4
				D											ļ										05H		COM5
				D											ŀ										06H		COM6
				D								_								_					07H 08H		COM7 COM8
				D			-						-	_						-					09H		COM6 COM9
				D		-							-	-	ŀ					-	-				0AH		COM10
	_	_		D	_									Pa	ge										0BH		COM11
0	0	0	1	D										1											0CH		COM12
				D	2																				0DH		COM13
				D																					0EH		COM14
				D																					0FH		COM15
				D			Щ		Щ																10H		COM16
				D		_														_					11H		COM17
				D		_						_	_	D <sub>o</sub>						_					12H 13H		COM18 COM19
0	0	1	0	D	_			-						Pa 2	ge					_					13H 14H		COM19 COM20
				D								-			<b>'</b>										15H		COM21
				D	_	$\dashv$					H	$\dashv$	$\dashv$	1	ŀ					_		寸			16H		COM22
			1	D	_						H	$\dashv$	1	1	ŀ					$\dashv$	T	1			17H		COM23
				D				أح					1	t								T			18H		COM24
				D	_								╧	]	ľ										19H		COM25
				D	5									1											1AH		COM26
0	0	1	1	D										Pa											1BH		COM27
		1	1	D										3	3										1CH		COM28
				D																					1DH		COM29
				D																					1EH		COM30
				D	_							_								_					1FH		COM31
				D										-	ŀ					_					20H 21H		COM32 COM33
				D									-	_						-					21H 22H		COM34
				D								-		Pa	ge.										23H		COM35
0	1	0	0	D				_						4	i.					1					24H		COM36
				D										1											25H		COM37
				D											ľ										26H		COM38
				D	0										İ										27H		COM39
				D	7																				28H		COM40
				D																					29H		COM41
				D																					2AH		COM42
0	1	0	1		4									Pa	ge										2BH		COM43
				D									_	5	, 										2CH 2DH		COM44 COM45
				D				_					-	_						-					2EH		COM46
				D								-		-											2FH		COM47
				D									-	1											30H		COM48
				D										+	ŀ										31H		COM49
				D											l										32H		COM50
_	,	1		D	4									Pa	ge										33H		COM51
0	1	1	0	D										6											34H		COM52
ĺ				D										1						Ţ					35H		COM53
			1	D							Ш			1	[										36H		COM54
				D										<u> </u>						_		[			37H		COM55
				D			_	_			$\vdash \downarrow$	_	_	4	ļ	_			_	_		_			38H		COM56
				D				_			$\vdash$	_	-	-	ŀ	_				-					39H		COM57
				D			إك	لي			$\vdash$	+	+	Pa		_				$\dashv$					3AH 3BH		COM58 COM59
0	1	1	1	D			اري		ادي		H	+	-	Pa 7	ge		-	-	-	+		-			3CH	}	COM60
ĺ				D		ار		_			H	-+	+	┧ ′	ŀ					$\dashv$					3DH		COM61
				D								_	$\dashv$	1	ŀ							-			3EH		COM62
ĺ				D								$\dashv$		1	ŀ					$\dashv$		1			3FH		COM63
1	0	0	0	D	$\neg$		T				Ħ	1		Pa						7		T			40H		COM64
1	U	U	U	l D	′′						Ш			8	3							ļ			40П		COM04
1	0	0	1	D	7									Pa	ge )										43H		ICON(COMS)
		ſ	00	01	02	03	04	05	90	07	80	Ī	5D	5E	5F	09	61	62	63	64	65	0	> 8	3	u s		
		j		_		Ĭ	Ĭ					†	4,	,,			Ĭ							1	Column		
			છ	22	83	62	19	8	Æ	Æ	æ		8	02	90	8	용	89	8	10	8	-	٤ ١	3   É	Col		
		-							H	<u> </u>	1											╁┝	Ľ				
			20	S1	S2	S3	S4	S5	9S	S7	88		S93	S94	S95	96S	26S	86S	66S	\$100	S101		CCD	Jnt			
		L	-	-				1	1		1	۲- <sup></sup> -								S							
												ט	ispla	ay L	al	a N	×ΗΙ	/I (V	ιαρ	(0	, (	UIV	1 +	ı	OIVI)		

#### Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required and the OSC input must be connected to VDD. An external clock signal, if used, is connected to this input.

### **Display Timing Generator Circuit**

This circuit generates some signals to be used for displaying LCD. The display clock, CL (internal), generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock and the display data latch circuit latches the 102-bit display data in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M) which enables the LCD driver to make a AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. Driving waveform and internal timing signal are shown in Figure 8.




Fig 8. 2-frame AC Driving Waveform (Duty Ratio: 1/65)

# 7. RESET CIRCUIT

Setting RESB to "L" or Reset instruction can initialize internal function.

When RESB becomes "L", following procedure is executed

Page address: 0 Column address: 0 Oscillator: OFF

Power down mode (PD = 1) Horizontal addressing (V = 0) normal instruction set (H = 0) Display OFF (D = E = 0)

Address counter X [6:0] = 0, Y [2:0] = 0

Bias system (BS [2:0] = 0)

VLCD is equal to 0; the HV generator is switched off (VOP [6:0] = 0)

After power-on, RAM data are undefined

While RESB is "L" or reset instruction is executed, no instruction except read status can be accepted. Reset status appears at DB6. After DB6 becomes "L", any instruction can be accepted. RESB must be connected to the reset pin of the MPU, and initialize the MPU and this LSI at the same time. The initialization by RESB is essential before used.

# 8. INSTRUCTION TABLE

INSTRUCTION	A0	WR			С	OMMA	ND BYT	E			DESCRIPTION
INSTRUCTION	AU	(R/W)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
H=0 or 1											
NOP	0	0	0	0	0	0	0	0	0	0	No operation
Reset	0	0	0	0	0	0	0	0	1	1	Internal reset
Function set	0	0	0	0	1	0	0	PD	٧	Н	Power-down; entry mode; Extended instruction control
Read status byte	0	1	PD	RST	BUSY	D	Е	1	0	1	Read status byte
Read data	1	1	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Read data from RAM
Write data	1	0	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>	Write data to RAM

INSTRUCTION	Α0	WR			C	ОММА	ND BYT	Έ			DESCRIPTION	
INSTRUCTION	ΑU	(R/W)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION	
H=0												
Display control	0	0	0	0	0	0	1	D	0	E	Set display configuration	
Set Y address of RAM	0	0	0	1	0	0	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>	Sets Y address of RAM 0 Y 9	
Set X address of RAM	0	0	1	<b>X</b> <sub>6</sub>	<b>X</b> <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Sets X address of RAM 0 X 101	
H=1												
S/W Internal register	0	0	0	0	0	0	1	1	1	0	CAM Internal register initial	
initial	0	0	0	0	0	1	0	0	1	0	S/W Internal register initial	
Bias system	0	0	0	0	0	1	0	BS <sub>2</sub>	BS <sub>1</sub>	BS <sub>0</sub>	Sets bias system (BSx)	
Reserved	0	0	0	1	Χ	Х	Х	Х	Х	Х	Do not use	
Set V <sub>OP</sub>	0	0	1	V <sub>OP6</sub>	$V_{OP5}$	V <sub>OP4</sub>	V <sub>OP3</sub>	V <sub>OP2</sub>	V <sub>OP1</sub>	V <sub>OP0</sub>	Write V <sub>OP</sub> to register	

## 9. INSTRUCTION DESCRIPTION

### H="0" or "1"

### Reset

This instruction resets initial display line, column address, page address, and common output status select to their initial status. This instruction cannot initialize the LCD power supply, which is initialized by the RESB pin.

l	A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0	1	1

#### **Function Set**

1 anotion	001								
A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	0	PD	V	Н

Flag	Description
	All LCD outputs at VSS (display off), bias generator and VLCD generator off, VLCD can be
	disconnected, oscillator off (external clock possible), RAM contents not cleared; RAM data
PD	can be written.
	PD=0:chip is active
	PD=1:chip is in power down mode
	When V = 0, the horizontal addressing is selected. The data is written into the DDRAM as
V	shown in Fig13.
V	When V = 1, the vertical addressing is selected. The data is written into the DDRAM as
	shown in Fig12
	When H = 0 the commands 'display control', 'set Y address' and 'set X address'
	can be performed, when H = 1 the others can be executed. The commands 'write data'
Н	and 'function set' can be executed in both cases.
	H=0:use basic instruction set
	H=1:use extended instruction set

## Read status byte

Indicates the internal status of the ST7556

	A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
ĺ	0	1	PD	RST	BUSY	D	Е	1	0	1

Flag	Des	crip	tion							
PD	PD:	=0:ch	nip is active							
PD	PD:	=1:ch	nip is in power down mode							
DCT	Indi	cates	s the initialization is in progress by RESET signal							
RST	0: c	hip is	s active,1:chip is being reset							
	The	dev	ice is busy when internal operation or reset. Any instruction is rejected until BUSY							
BUSY	goe	goes LOW.								
	0:cł	nip is	active;1:chip is being busy							
	D	Е	The bits D and E select the display mode.							
	0	0	Display blank							
D,E	0	1	All display segments on							
	1 0 Normal mode									
	1	1	Inverse video mode							
D2~D0	ST7	ST7556 will return the fix data "101" as identification bit								

#### Write data

8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
1	0				Write	data			

# H="0"

# **Display Control**

This bits D and E selects the display mode.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	D	0	Е

Flag	Des	crip	tion
	D	Е	The bits D and E select the display mode.
	0	0	Display off
D,E	1	0	Normal display
	0	1	All display segments on
	1	1	Inverse video mode

## Set Y address of RAM

Y [3:0] defines the Y address vector address of the display RAM.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Yo

X/Y Address range

<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	<b>Y</b> <sub>1</sub>	Y <sub>0</sub>	CONTENT	ALLOWED X-RANGE
0	0	0	0	Page0 (display RAM)	0 to 101
0	0	0	1	Page1 (display RAM)	0 to 101
0	0	1	0	Page2 (display RAM)	0 to 101
0	0	1	1	Page3 (display RAM)	0 to 101
0	1	0	0	Page4 (display RAM)	0 to 101
0	1	0	1	Page5 (display RAM)	0 to 101
0	1	1	0	Page6 (display RAM)	0 to 101
0	1	1	1	Page7 (display RAM)	0 to 101
1	0	0	0	Page8 (display RAM)	0 to 101
1	0	0	1	Page9 (display RAM)	0 to 101

# Set X address of RAM

The X address points to the columns. The range of X is 0...101.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	$X_6$	$X_5$	$X_4$	$X_3$	$X_2$	X <sub>1</sub>	$X_0$

<b>X</b> <sub>6</sub>	<b>X</b> 5	<b>X</b> <sub>4</sub>	<b>X</b> <sub>3</sub>	X <sub>2</sub>	<b>X</b> <sub>1</sub>	X <sub>0</sub>	Column address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
:	:	:	:	:	:	:	:
1	1	0	0	0	1	0	98
1	1	0	0	0	1	1	99
1	1	0	0	1	0	0	100
1	1	0	0	1	0	1	101

# H="1"

# S/W initial internal register

The 1<sup>st</sup> Instruction

Α0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	1	1	0

The 2<sup>nd</sup> Instruction

1110 2 1110	, a a a a a a a a								
A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	0	1	0

# **System Bias**

Select LCD bias ratio of the voltage required for driving the LCD.

Α0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	BS <sub>2</sub>	BS <sub>1</sub>	BS <sub>0</sub>

BS <sub>2</sub>	BS <sub>1</sub>	BS <sub>0</sub>	Bias	Recommend Duty
0	0	0	11	1:100
0	0	1	10	1:80
0	1	0	9	1:65/1:68
0	1	1	8	1:48
1	0	0	7	1/40:1/34
1	0	1	6	1/24
1	1	0	5	1:18/1:16
1	1	1	4	1:10/1:9/1:8

LCD bias voltage

Symbol	Bias voltage for 1/8 bias	Symbol	Bias voltage for 1/8 bias
VLCDIN	VLCDIN	V3	2/8 X VLCDIN
V1	7/8 X VLCDIN	V4	1/8 X VLCDIN
V2	6/8 X VLCDIN	VSS	VSS


#### Set VOP value:

The operation voltage  $V_{\text{LCD}}$  can be set by software.

$$V_0 = (a + V_{OP} xb)$$
 (1)

### Typical values for parameter for the HV-Generator programming

SYMBOL	VALUE	UNIT
а	6.75	V
b	0.03	V



VOP [6:0](programmed) {00 hex... 7F hex}

Fig 13. V<sub>OP</sub> programming of ST7556

### Caution

As the programming range for the internally generated VLCDIN allows values above the max allowed VLCDIN, the customer has to ensure while setting the VOP register that under all condition and including all tolerances the VLCD limit of max. 13V will never be exceeded. As VLCDIN increases with lower temperatures, care must be taken not to set a Vop generating a VLCDIN voltage that will exceed the maximum of 10.6V when operating at -30.

# 10. COMMAND DESCRIPTION

Referential Instruction Setup Flow: Initializing with the built-in Power Supply Circuits




Fig 14. Initializing with the Built-in Power Supply Circuits

## Referential Instruction Setup Flow: Initializing without the built-in Power Supply Circuits




Fig 15. Initializing without Built-in Power Supply Circuits

### Referential Instruction Setup Flow: Data Displaying




Figure 16.Data Displaying

### **Referential Instruction Setup Flow: Power OFF**





Figure 17. Power OFF

# 11. LIMITING VALUES

In accordance with the Absolute Maximum Rating System; see notes 1 and 2.

Parameter	Symbol	Conditions	Unit
Power Supply Voltage	VDD, VDD2	-0.3 ~ +3.6	V
Power supply voltage	V0	3.0 ~ 12	V
Power supply voltage	VLCDIN	<b>−</b> 0.3 ~ <b>+</b> 13.5	V
Power supply voltage	V1, V2, V3, V4	0.3 to Vlcdin	V
Input voltage	VIN	-0.5 to VDD+0.5	V
Output voltage	VO	-0.5 to VDD+0.5	V
Operating temperature	TOPR	–30 to +85	°C
Storage temperature	TSTR	–65 to +150	°C



## Notes

- 1. Stresses above those listed under Limiting Values may cause permanent damage to the device.
- 2. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to  $V_{SS}$  unless otherwise noted.
- 3. Insure that the voltage levels of V1, V2, V3, and V4 are always such that

VLCD V0 V1 V2 V3 V4 Vss

# **12. DC CHARACTERISTICS**

 $V_{DD}$  = 1.8 V to 3.3V;  $V_{SS}$  = 0 V;  $V_{LCD}$  = 3.0 to 13.0V;  $T_{amb}$  = -30 to +85 ; unless otherwise specified.

Itom		Cumbal	Condition		Rating			Units	Applicable
Item		Symbol	Condition		Min.	Тур.	Max.	Units	Pin
Operating V	Operating Voltage (1)				1.8	_	3.3	V	Vss*1
Operating Voltage (2)		VDD2	(Relative to VSS)		1.8	_	3.3	V	VSS2
High-level Ir	put Voltage	VIHC			0.7 x VDD	_	VDD	V	*2
Low-level In	put Voltage	VILC			vss	_	0.3 x VDD	V	*2
High-level C	High-level Output Voltage				0.7 x VDD	_	VDD	V	*3
Low-level O	utput Voltage	VOLC			vss	_	0.3 x VDD	V	*3
Input leakag	e current	ILI	VIN = VDD or VSS		-1.0	_	1.0	μΑ	*4
Output leaka	age current	ILO	VIN = VDD or VSS		-3.0	_	3.0	μА	*5
Liquid Cryst	al Driver ON	RON	Ta = 25°C	VLCDIN = 13.0 V	_	2.0	3.5	К	SEGn
Resistance		RON		VLCDIN = 8.0 V	_	3.2	5.4	- IX	COMn *6
	Internal Oscillator	fOSC			_	80	84	kHz	*7
Oscillator Frequency	External Input	fCL	1/65 duty	Ta = 25°C	_	80	84	kHz	osc
	Frame frequency	fFRAME			_	77	80.3	Hz	

	Item	Symbol	Condition		Rating		Units	Applicable Pin
	item	Symbol	Condition	Min.	Тур.	Max.	Units	Applicable Fill
	Input voltage	VDD	(Relative To VSS)	1.8	_	3.3	V	
ver	Supply Step-up output	VLCDOUT	(Relative To VSS)			13.5	V	VLCDOUT
l Power	voltage Circuit	VECDOOT	(Itelative 10 V33)			15.5		VEODOOT
Internal	Voltage regulator							
Inte	Circuit Operating	VLCDIN	(Relative To VSS)	_	_	13.5	V	VLCDIN
	Voltage							

Bare Dice Consumption Current: During Display, with the Internal Power Supply, Current consumed by total ICs when an external power supply(VDD,VDD2) is used.

Test pattern	Symbol	Condition		Rating		- Units	Notes
rest pattern Symbol		Condition	Min.	Тур.	Max.	Ullits	Notes
		VDD,VDD2 = 3.0 V,					
Display Pattern ISS	V0 – VSS = 9.0 V		300	400	μA	*8	
SNOW	155	4X Booster				0	
		1/9 Bias					
Power Down ISS	VDD=3.0V		0.01	2	^		
	133	Ta = 25°C		0.01	2	μA	

#### Notes to the DC characteristics

- 1. The maximum possible V<sub>LCD</sub> voltage that may be generated is dependent on voltage, temperature and (display) load.
- 2. Internal clock
- 3. Power-down mode. During power down all static currents are switched off.
- 4. If external  $V_{LCDIN}$ , the display load current is not transmitted to  $I_{DD}$ .
- 5. V<sub>OUT</sub> external voltage applied to VLCDIN pin; VLCDIN disconnected from VLCDOUT (no connect)

#### References for items market with \*

- \*1 While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.
- \*2 The A0, D0 to D5, D6 (SI), D7 (SCL), /RD (E), /WR ,/(R/W), CSB, IMS, OSC, P/S, /DOF, RESB ,and MODE terminals.
- \*3 The D0 to D7, and OSC terminals.
- \*4 The A0,/RD (E), /WR ,/(R/W), CSB, IMS, OSC, P/S, /DOF, RESB ,and MODE terminals.
- \*5 Applies when the D0 to D5, D6 (SI), D7 (SCL) terminals are in a high impedance state.
- \*6 These are the resistance values for when a 0.1 V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals (V1, V2, V3, and V4). These are specified for the operating voltage range.
  - RON =  $0.1 \text{ V}/\Delta I$  (Where  $\Delta I$  is the current that flows when 0.1 V is applied while the power supply is ON.)
- \*7 The relationship between the oscillator frequency and the frame rate frequency.
- \*8,9It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on.

# 13. TIMING CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)




Figure 18.

(VDD = 3.3V , Ta =-30~85°C)

lta-m	Signal	Comple of	Condition	Rat	Units	
Item	Signai	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH8		10	_	
Address setup time	A0	tAW8		0	_	
System cycle time		tCYC8		240	_	
Enable L pulse width (WRITE)	WR	tCCLW		80	_	
Enable H pulse width (WRITE)	VVK	tCCHW		80	_	
Enable L pulse width (READ)	RD	tCCLR		140	_	ns
Enable H pulse width (READ)	, KD	tCCHR		80		
WRITE Data setup time		tDS8		40	_	
WRITE Address hold time	D0 to D7	tDH8		0	_	
READ access time	D0 to D7	tACC8	CL = 100 pF	_	70	
READ Output disable time		tOH8	CL = 100 pF	5	50	

 $(VDD = 2.7 V, Ta = 30~85^{\circ}C)$ 

lto-m	Cianal	Current al	Condition	Rat	Units	
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH8		15	_	
Address setup time	A0	tAW8		0	_	
System cycle time		tCYC8		400	_	
Enable L pulse width (WRITE)	WR	tCCLW		220	_	
Enable H pulse width (WRITE)	VVK	tCCHW		180	_	
Enable L pulse width (READ)	RD	tCCLR		220	_	ns
Enable H pulse width (READ)	, KD	tCCHR		180	_	
WRITE Data setup time		tDS8		40	_	
WRITE Address hold time	D0 to D7	tDH8		0	_	
READ access time	D0 to D7	tACC8	CL = 100 pF	_	140	
READ Output disable time		tOH8	CL = 100 pF	10	100	

(VDD = 1.8V , Ta = 30~85°C )


Item	Cianal	Symbol	Condition	Rat	Units	
item	Signal	Symbol	Condition	Min.	Max.	Office
Address hold time		tAH8		30	_	
Address setup time	A0	tAW8		0	_	
System cycle time		tCYC8		640	_	
Enable L pulse width (WRITE)	WR	tCCLW		360	_	
Enable H pulse width (WRITE)	VVR	tCCHW		280	_	
Enable L pulse width (READ)	RD	tCCLR		360	_	ns
Enable H pulse width (READ)	, KD	tCCHR		280		
WRITE Data setup time		tDS8		80	_	
WRITE Address hold time	D0 to D7	tDH8		30	_	
READ access time	7 00 10 07	tACC8	CL = 100 pF	_	240	
READ Output disable time		tOH8	CL = 100 pF	10	200	

<sup>\*1</sup> The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) (tCYC8 - tCCLW - tCCHW) for (tr + tf) (tCYC8 - tCCLR - tCCHR) are specified.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tCCLW and tCCLR are specified as the overlap between CSB being "L" and WR and RD being at the "L" level.

# System Bus Read/Write Characteristics 1 (For the 6800 Series MPU)



 $(VDD = 3.3 V, Ta = 30~85^{\circ}C)$ 

140.00	Ciamal	Comple of	Condition	Rat	ing	Units	
Item	Signal	Symbol	Condition	Min.	Max.	Ullits	
Address hold time		tAH6		10	_		
Address setup time	A0	tAW6		0	_		
System cycle time		tCYC6		240	_		
Enable L pulse width (WRITE)	WR	tEWLW		80	_		
Enable H pulse width (WRITE)	VVIX	tEWHW		80	_		
Enable L pulse width (READ)	RD	tEWLR		80	_	ns	
Enable H pulse width (READ)	אל	tEWHR		140			
WRITE Data setup time		tDS6		40	_		
WRITE Address hold time	D0 to D7	tDH6		0	_		
READ access time	D0 to D7	tACC6	CL = 100 pF	_	70		
READ Output disable time		tOH6	CL = 100 pF	5	50		

(VDD = 2.7V , Ta =30~85°C )

Item	Signal	Symbol	Condition	Rating		Units	
item	Signal	Symbol	Condition	Min.	Max.	Units	
Address hold time		tAH6		15	_		
Address setup time	A0 1	tAW6		0	_		
System cycle time		tCYC6		400	_		
Enable L pulse width (WRITE)	WR	tEWLW		220	_		
Enable H pulse width (WRITE)	VVR	tEWHW		180	_		
Enable L pulse width (READ)	RD	tEWLR		220	_	ns	
Enable H pulse width (READ)	) ND	tEWHR		180	_		
WRITE Data setup time		tDS6		40	_		
WRITE Address hold time	D0 to D7	tDH6		0	_		
READ access time	00 10 07	tACC6	CL = 100 pF	_	140		
READ Output disable time		tOH6	CL = 100 pF	10	100		

(VDD =1.8V , Ta =30~85°C)

lto se	Signal	Symbol	Condition	Rating		Units
Item	Signal			Min.	Max.	Office
Address hold time		tAH6		30		
Address setup time	A0	tAW6		0		
System cycle time		tCYC6		640		
Enable L pulse width (WRITE)	WD	tEWLW		360		
Enable H pulse width (WRITE)	WR	tEWHW		280		
Enable L pulse width (READ)	-RD	tEWLR		360		ns
Enable H pulse width (READ)	עא	tEWHR		280	_	
WRITE Data setup time		tDS6		80		
WRITE Address hold time	D0 to D7	tDH6		30		
READ access time	יט טו טען	tACC6	CL = 100 pF	_	240	
READ Output disable time		tOH6	CL = 100 pF	10	200	

<sup>\*1</sup> The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) (tCYC6 – tEWLW – tEWHW) for (tr + tf) (tCYC6 – tEWLR – tEWHR) are specified.

 $<sup>^{\</sup>star}2$  All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tEWLW and tEWLR are specified as the overlap between CSB being "L" and E.

# **SERIAL INTERFACE (4-Line Interface)**




Fig 20.

(V<sub>DD</sub>=3.3V,Ta=30~85)

lto-m	Signal	Symbol	Condition	Rati	Units	
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		tSCYC		50	_	
SCL "H" pulse width		tSHW		25	_	
SCL "L" pulse width		tSLW		25	_	
Address setup time	40	tSAS		20	_	
Address hold time	A0	tSAH		10	_	ns
Data setup time	SI	tSDS		20	_	
Data hold time	51	tSDH		10	_	
CS-SCL time	CSB	tCSS		20	_	
CS-SCL time	COB	tCSH		140	_	

(V<sub>DD</sub>=2.7V,Ta=30~85 )

Item	Signal	Symbol	Condition	Rating		Units
item	Signal	Symbol	Condition	Min.	Max.	Onits
Serial Clock Period		tSCYC		100	_	
SCL "H" pulse width		tSHW		50	_	
SCL "L" pulse width		tSLW		50	_	
Address setup time	4.0	tSAS		30	_	
Address hold time	A0	tSAH		20	_	ns
Data setup time	SI	tSDS		30	_	
Data hold time		tSDH		20	_	
CS-SCL time	CSB	tCSS		30	_	
CS-SCL time	COB	tCSH		160	_	

(V<sub>DD</sub>=1.8V,Ta=30~85 )

Item	Cianal	Cump of	Condition	Rati	Units	
item	Signal	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		tSCYC		200	_	
SCL "H" pulse width	-	tSHW		80	_	
SCL "L" pulse width		tSLW		80	_	
Address setup time		tSAS		60	_	
Address hold time	A0	tSAH		30	_	ns
Data setup time	SI	tSDS		60		
Data hold time	_	tSDH		30	_	
CS-SCL time	CSB	tCSS		40	_	
CS-SCL time	CSB	tCSH		200	_	

<sup>\*1</sup> The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

 $<sup>^{\</sup>star}2$  All timing is specified using 20% and 80% of VDD as the standard.

# 14. RESET TIMING




Fig 21.

 $(VDD = 3.3V , Ta = -30 to 85^{\circ}C)$ 

Item	Signal	Symbol	Condition	Rating			
	Signal	Symbol	Condition	Min.	Тур.	Max.	Units
Reset time		tR		_	_	1	us
Reset "L" pulse width	RESB	tRW		1	_	_	us

(VDD = 2.7V , Ta = -30 to  $85^{\circ}C$  )


Item	Signal S	Symbol	Condition		Units		
			Contaition	Min.	Тур.	Max.	UiillS
Reset time		tR		_	_	1.5	us
Reset "L" pulse width	RESB	tRW		1.5	_	_	us


 $(VDD = 1.8V , Ta = -30 to 85^{\circ}C)$ 


Item	Signal	Symbol	Condition	Rating			Units
				Min.	Тур.	Max.	Ullits
Reset time		tR		_	_	2.0	us
Reset "L" pulse width	RESB	tRW		2.0	_	_	us

# 15. APPLICATION INFORMATION

The pinning of the ST7556 is optimized for single plane wiring e.g. for chip-on-glass display modules. Display size: 64x102 pixels.







The required minimum value for the external capacitors in an application with the ST7556 are:

 $C_{VLCD}$  = min. 100nF  $C_{VDD,2}$ = min. 1.0  $\mu$  F


Higher capacitor values are recommended for ripple reduction.

# 16. THE MPU INTERFACE (REFERENCE EXAMPLES)


The ST7556 Series can be connected to either 80X86 Series MPUs or to 6800 Series MPUs. Moreover, using the serial interface it is possible to operate the ST7556 series chips with fewer signal lines.

The display area can be enlarged by using multiple ST7556 Series chips. When this is done, the chip select signal can be used to select the individual ICs to access.


#### (1) 8080 Series MPUs



### (2) 6800 Series MPUs



### (3) Using the Serial Interface (4-line interface)



# 17. ST7556 Application Note (96x65)

