



新德科技股份有限公司

NT7107 LCD Driver

NT7107

Copyright: NEOTEC (C) 2002 http://www.neotec.com.tw

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of NEOTEC





新德科技股份有限公司

NT7107 LCD Driver

INTRODUCTION

The NT7107 is a LCD driver LSI with 64 channel outputs for dot matrix liquid crystal graphic display systems. This device provides 64 shift registers and 64 output drivers. It generates the timing signal to control the NT7108.

The NT7107 is fabricated by low power CMOS high voltage process technology, and is composed of the liquid crystal display system in combination with the NT7108 (64 channel segment driver).

FEATURES

- Dot matrix LCD common driver with 64 channel output
- 64-bit shift register at internal LCD driver circuit
- Internal timing generator circuit for dynamic display
- Selection of master/slave mode
- Applicable LCD duty: 1/48, 1/64, 1/96, 1/128
- Power supply voltage:+2.7~+5.5V
- LCD driving voltage: 8V~17V (VDD-VEE)
- Interface

Dr	iver	Controller
COMMON	SEGMENT	Controller
Other NT7107	Other NT7108	MPU


- High voltage CMOS process
- 100QFP or bare chip available



新德科技股份有限公司

NT7107 LCD Driver

BLOCK DIAGRAM








新德科技股份有限公司

NT7107 LCD Driver

PIN CONFIGULATION

100 PQFP PACKAGE








新德科技股份有限公司

NT7107 LCD Driver

100 PQ PACKAGE







新德科技股份有限公司

NT7107 LCD Driver

PIN DESCIPTION

Table 1. Pin Description

Table 1. Pin Description							
Pin Number QFP	Symbol	I/O	Description				
28	V_{DD}	Power	For internal logic circuit (+2.7~+5.5V)				
40	V _{SS}		GND (=0V)				
23,58	V _{EE}		For LCD driver circuit				
27,54	V0L,V0R	Power	Bias supply voltage terminals to drive LCD.				
24,57	V1L,V1R		Select Level Non-Select Level				
25,56	V4L,V4R		V0L (R), V5L (R) V1L (R), V4L (R)				
26,55	V5L,V5R		The same voltage should connect V0L and V0R (V1L & V1R, V4L & V4R, V5L & V5R).				
42	MS	Input	Section of master/slave mode				
			· Master mode (MS=1)				
			DIO1, DIO2, CL2 and M is output state.				
			· Salve mode (MS=0)				
			SHL=1 DIO1 is input state (DIO2 is output state)				
			SHL=0 DIO2 is input state (DIO1 is output state)				
		A	CL2 and M are input state.				
39	SHL	Input	Selection of data shift direction.				
			SHL Data Shift Direction				
	1		H DIO1 C1C64 DIO2				
	A A		L DIO2 C64C1 DIO1				
	Alle						
49	PCLK2	Input	Selection of shift clock (CL2) phase.				
	Attack		PCLK2 Data Clock (CL2) Phase				
	A		H Data shift at the rising edge of CL2				
			L Data shift at the falling edge of CL2				
30	FS	Input	Selection of oscillation frequency.				
			· Master mode				
			when the frame frequency is 70 Hz, the oscillation				
			frequency should be				
			fosc=430kHz at FS=1(V _{DD})				
			fosc=215kHz at FS=0(Vss)				
			· Slave mode				
21	DC1	Input	Connect to V _{DD}				
31 32	DS1 DS2	Input	Selection of display duty.				
32	DOZ		· Master mode				
			DS1 DS2 Duty				
			L 1/48				
			H 1/64				
H L		L 1/96					
			H 1/128				
			· Slave mode				
			Connect to V _{DD}				
			Councer to ADD				



新德科技股份有限公司

NT7107 LCD Driver

Pin Number QFP	Symbol	I/O	Description				
35	R		RC Oscillator (E				
37	CR		· Master mode:	Use these	terminals a	as shown	below.
			NT7	107		NT	7107
			R	CR		R	CR
			$R_{\rm f}$	l		Open Ex	xternal
			· Slave mode:	Stop the osc	illator as s	shown belo	OW.
			NT7107				
			$\begin{array}{ c c c c } \hline R & CR \\ \hline Open & V_{DD} \\ \hline \end{array}$				
			- 55				<u>A</u>
44	CLK1	Output	Operating clock				-6 th - NT7400
43	CLK2		Master mode:		to CLK1 a	and CLK2	of the N17108
46	FRM	Output	· Slave mode: open Synchronous frame signal.				
40	LIXIVI	Output	Master mode: connection to FRM of the NT7108				
		1	· Slave mode: open				
47	М	Input/	Alternating signa		CD driving	g.	
	A	Output	· Master mode:				
			· Slave mode: i	nput state C	Connection	to the co	ntroller
52	CL2	Input/	Data shift clock				((I NIT7400
	A	Output	· Master mode:				
			 Slave mode: i the controller. 	nput state d	onnection	to shirt cit	ock terminal of
29	DIO1	Input/	Data input/outpu	ut pins of int	ernal shift	register.	1
50	DIO2	Output	MS	SHL	DIO1	DIC	02
			Н	Н	Output		
				L	Output		·
				H	Input Output	Out Inp	
					Output	1 1116	out
22-1	C1-C64	Output	Common signal	output for L	.CD driving	j .	
100-59			Data	M		Out	
			L	L		V1	-
			H V4				
			н	H		V0	-
				1	<u> </u>		1
33	NC		No connection				
34,36							
38,41 45,48							
51,53							





新德科技股份有限公司

NT7107 LCD Driver

MAXIMUM ABSOLUTE LIMIT

Characteristic	Symbol	Value	Unit	Note
Operating voltage	V_{DD}	-0.3 to +7.0		(1)
Supply voltage	V_{EE}	VDD-19.0 to VDD+0.3		(4)
Driver supply voltage	V_B	-0.3 to VDD+0.3	v	(1),(2)
Driver supply voltage	V_{LCD}	VEE-0.3 to VDD+0.3		(3),(4)
Operating temperature	T _{OPR}	-30 to +85	°C	-
Storage temperature	T _{STG}	-55 to +125	C	-

NOTES:

- 1. Based on Vss=0V
- 2. Applies to input terminals and I/O terminals at high impedance. (Except V0L(R), V1L(R), V4L(R) and V5L(R))
- 3. Applies to V0L(R), V1L(R), V4L(R) and V5L(R).
- 4. Voltage level: VDD≥V0L=V0R≥V1L=V1R≥V4L=V4R≥V5L=V5R≥VEE.

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{DD}=+5.0V, Vss=0V, |V_{DD}-V_{EE}|=8~17V, TA=-30 ~+85°C)

Characteri:	stic	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Operating voltage		V_{DD}	-	2.7	- /	5.5		
Input Voltage	High	V_{IH}	-	$0.7V_{DD}$	- 2	V_{DD}		(1)
input voltage	Low	V_{IL}	_	V_{SS}	4	$0.3V_{DD}$	V	(1)
Output High		V _{OH}	I _{OH} = <mark>-0.4mA</mark>	V _{DD} -0.4	<i></i>	-		(2)
Voltage Low		V_{OL}	I _{OL} =0.4mA	- ·	•	0.4		(2)
Input leakage current		I_{LKG}	V _{IN} =V _{DD} -V _{SS}	-1.0		1.0	μ A	
OSC frequency		fosc	$Rf=47K\Omega\pm2\%$	315	450	585	kHz	(1)
On resistance (V _{DIV} - C _i)		Ron	V_{DD} - V_{EE} =17 V Load current = ±150 μ A	-	-/	1.5	ΚΩ	(1)
in the second second		I_{DD1}	Master mode; 1/128duty	-	-	1.0	mA	(3)
Operating current		I_{DD2}	Slave mode; 1/128 duty	-		200	μΑ	(4)
Supply current		I _{EE}	Master mode; 1/128 duty	-	7 -	100	μ Λ	(5)
Operating Fred	THENCY.	f _{OP1}	Master mode; External clock	50	-	600	kHz	
Operating Fred	lucitcy	f _{OP2}	Slave mode	0.5	-	1500	KI IZ	

NOTES:


- 1. Applies to input terminals FS, DS1, DS2, CR, SHL, MS and PCLK2 and I/O terminals DIO1, DIO2, M and CL2 in the input state.
- 2. Applies to output terminals CLK1, CLK2 and FRM and I/O terminals DIO1, DIO2, M and CL2 in the Output State.
- This value is specified at about the current flowing through Vss. Internal oscillation circuit: Rf = 47kΩ, Each terminal of DS1, DS2, FS,
 SHL and MS is connected to V_{DD} and out is no load.
- 4. This value is specified at about the current flowing through Vss. Each terminal of DS1, DS2, FS, SHL, PCLK2 and CR is connected to V_{DD}, and MS is connected to Vss. CL2, M, DIO1 is external clock.
- 5. This value is specified at the current flowing through V_{EE} . Don connect to V_{LCD} (V1-V5).



新德科技股份有限公司

NT7107 LCD Driver

AC CHARACTERISTICS ($V_{DD}=5V\pm10\%$, TA=-30 ~+85°C) Master Mode (MS= V_{DD} , PCLK2= V_{DD})



Master Mode


Characteristic	Symbol	Min.	Тур.	Max.	Unit
Data setup time	t _{SU}	20	-	/	
Data hold time	t _{DH}	40	-	A	
Data delay time	t _D	5	-	<u> </u>	
FRM delay time	t _{DF}	-2	4	2	μ s
M delay time	t _{DM}	-2	-	2	
CL2 low level width	t _{WLC}	35	: : : : : : : : : : : : : : : : : : :		
CL2 high level width	twhc	35		-	
CLK1 low level width	t _{WL1}	700	-	-	
CLK2 low level width	t _{WL2}	700	-	-	
CLK1 high level width	t _{WH1}	2100	-	-	
CLK2 high level width	t _{WH2}	2100		-	ns
CLK1-CLK2 phase difference	t _{D12}	700	-	-	
CLK2-CLK1 phase difference	t _{D21}	700	-	•	
CLK1,CLK2 rise/fall time	t _R / t _F		-	150	



新德科技股份有限公司


NT7107 LCD Driver

Slave Mode (MS=V_{SS})



Characteristic	Symbol	Min.	Тур.	Max.	Unit	Note
CL2 low level width	t _{WLC1}	450	-	- /		PCLK2=V _{SS}
CL2 high level width	t _{WHC1}	150		-		PCLK2=V _{SS}
CL2 low level width	t _{WLC2}	150	- 11	/-		PCLK2=V _{DD}
CL2 high level width	t _{WHC2}	450	-	-		PCLK2=V _{DD}
Data setup time	t _{su}	100	-	-	ns	
Date hold time	t _{DH}	100	-	-	7	
Data delay time	t _D	-	-	200		(NOTE)
Output data hold time	t _H	10	<u> </u>	- /		4
CL2 rise/fall time	t _R / t _F	-	-	30		

NOTE: Connect load CL = 30pF







新德科技股份有限公司

NT7107 LCD Driver

FUNCTIONAL DESCRIPTION

RC Oscillator

The RC Oscillator generates CL2, M, FRM of the NT7107, and CLK1 and CLK1 of the NT7108 by the oscillation resister R and internal capacitor C. When selecting the master/slave mode, the oscillation circuit is as following:

Master Mode: In the master mode, use these terminals as shown below.




NT7107
R CR
Open External

Internal Oscillation(Rf=47k Ω)

External Clock

Slave Mode: In the slave mode, stop the oscillator as shown below.



Timing Generation Circuit

It generates CL2, M, FRM, CLK1 and CLK2 by the frequency from the oscillation circuit. Selection of Master/Slave (M/S) Mode

When MS is H, it generates CL2, M, FRM, CLK1 and CLK2 internally.

When MS is L, it operates by receiving M and CL2 from the master device.

Frequency Selection (FS)

To adjust FRM frequency by 70Hz, the oscillation frequency should be as follows:

FS	Oscillation Frequency
H	f _{OSC} =430kHz
L	f _{OSC} =215kHz

In the slave mode, it is connected to V_{DD} .

Duty Selection (DS1, DS2)

It provides various duty selections according to DS1 and DS2.

DS1	DS2	Duty
l	L	1/48
L	Н	1/64
Ш	L	1/96
П	Н	1/128





新德科技股份有限公司

NT7107 LCD Driver

Data Shift & Phase Select Control

Phase Selection

It is a circuit to shift data on synchronization of rising edge, or falling edge of the CL2 according to PCLK2.

PCLK2	Phase Selection
H	Data shift on rising edge of CL2
L	Data shift on falling edge of CL2

Data shift Direction Selection

When MS is connected to VDD, DIO1 and DIO2 terminal is only output.

When MS is connected to Vss, it depends on the SHL.

MS	SHL	DIO1	DIO2	Direction of Data
Н	Н	Output	Output	C1à C64
	L	Output	Output	C64 à C1
	Н	Input	Output	DIO1 à C1 à C64 à DIO2
L	L	Output	Input	DIO2 à C64 à C1 à DIO1






新德科技股份有限公司

NT7107 LCD Driver

TIMING DIAGRAM

1/48 DUTY TIMING (MASTER MODE)

Condition: DS1=L, DS2=L, SHL=H (L), PCLK2=H






新德科技股份有限公司

NT7107 LCD Driver

1/128 DUTY TIMING (MASTER MODE)

Condition: DS1=H, DS2=H, SHL=H(L), PCLK2=H






新德科技股份有限公司


NT7107 LCD Driver

1/48 DUTY TIMING (SLAVE MODE)

Condition: SHL=H (L), PCLK2=L



POWER DRIVER CIRCUIT



Relation of Duty & Bias

Duty	Bias	RDIV	When duty factor is 1/48, the value of R1 & R2
1/48	1/8	R2=4R1	should satisfy.
1/64	1/9	R2=5R1	— Should satisfy. — R1/(4R1 + R2)=1/8 ;
1/96	1/11	R2=7R1	$-R1=3k\Omega$, R2=12k Ω
1/128	1/12	R2=8R1	- K1-5K22 , K2-12K22




新德科技股份有限公司

NT7107 LCD Driver

APPLICATION CIRCUIT

1/128 duty Segment driver (NT7108) interface circuit








新德科技股份有限公司

NT7107 LCD Driver

PAD DIAGRAM

Note: Please connects the substrate to V_{DD} or floating.







新德科技股份有限公司

NT7107 LCD Driver

PAD DIAGRAM

Pad No.	Pad name	Χ(μ m)	Υ(μ m)	Pad No.	Pad name	Χ(μ m)	Υ(μ m)
1	C22	-1312.5	2019	47	V4R	1461.3	-1743.5
2	C21	-1461.4	1131.5	48	V1R	A	-1618.5
3	C20		1006.5	49	VEE	T	-1493.5
4	C19		881.5	50	C64		-1368.5
5	C18		756.5	51	C63		-1243.5
6	C17		631.5	52	C62		-1118.5
7	C16		506.5	53	C61		-993.5
8	C15		381.5	54	C60		-868.5
9	C14		256.5	55	C59		-743.5
10	C13		131.5	56	C58		-618.5
11	C12		6.5	57	C57		-493.5
12	C11	1 /	-118.5	58	C56		-368.5
13	C10	1 1	-243.5	59	C55	1	-243.5
14	C9		-368.5	60	C54		-118.5
15	C8	A de la	-493.5	61	C53	488	6.5
16	C7	4	-618.5	62	C52	A	131.5
17	C6		-743.5	63	C51	A CONTRACTOR	256.5
18	C5		-868.5	64	C50	A Hills	381.5
19	C4	All Indian	-993.5	65	C49		506.5
20	C3		-1118.5	66	C48	All SHOP	631.5
21	C2		-1243.5	67	C47		756.5
22	C1		-1368.5	68	C46		881.5
23	VEE		-1493.5	69	C45	₩.	1006.5
24	V1L		-1618.5	70	C44	4040.5	1131.5
25	V4L		-1743.5	71	C43	1312.5	2019.9
26 27	V5L V0L	•	-1868.5	72 73	C42 C41	1187.5	
28	VDD	-1029.598	-1993.5 -2019.8	74	C41	1062.5 937.5	
29	DIO1	-904.598	-2019.6 A	75	C40 C39	812.5	
30	FS	-904.596 -773.200	1	76	C38	687.5	
31	DS1	-648.1 <mark>98</mark>		77	C37	562.5	
32	DS1	-523.198		78	C36	437.5	
33	R	-398.198		79	C35	312.5	
34	CR	-273.198		80	C34	187.5	
35	SHL	-148.198		81	C33	62.5	
36	GND	-8.198		82	C32	-62.5	
37	MS	131.800		83	C31	-187.5	
38	CLK2	262.600		84	C30	-312.5	
39	CLK1	392.600		85	C29	-437.5	
40	FRM	522.800		86	C28	-562.5	
41	M	655.600		87	C27	-687.5	
42	PCLK2	785.800		88	C26	-812.5	
43	DIO2	916.000	\perp	89	C25	-937.5	
44	CL2	1046.000	•	90	C24	-1062.5	↓
45	VOR	1461.300	-1993.5	91	C23	-1187.5	Ţ
46	V5R	1461.300	-1868.5	-	-	-	-
· · · · · ·				Ш	1		l .





新德科技股份有限公司

NT7107 LCD Driver

VERSION HISTORY

Date	Description
6/5/2002	Add the notice of substrate connection.
12/11/2002	To correct some mistakes at page 6,8,10,11,15
12/18/2002	To correct some mistakes at page 4,5,6,8,9,14,15
03/15/2006	Add 100LQFP pin configuration



無鉛製程 IR Reflow Profile

