

ST8016S

COM/SEG LCD Driver

Datasheet

Version 0.24

2009/10/01

Note: This is not a final specification. Some parameters are subject to change.



1. FEATURES

- Number of LCD drive outputs: 160
- Supply voltage for LCD drive: +15.0 to +30.0 V
- Supply voltage for the logic system: +2.5 to +5.5 V
- Low power consumption
- Low output impedance

(Segment mode)

- Shift clock frequency
- -20 MHz (MAX.): $V_{DD} = +5.0 \pm 0.5 \text{ V}$
- -15 MHz (MAX.): $V_{DD} = +3.0 \text{ to} + 4.5 \text{ V}$
- 12 MHz (MAX.): V_{DD} = +2.5 to + 3.0 V
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 160 bits of input data
- Line latch circuits are reset when /DISPOFF active

(Common mode)

- Shift clock frequency: 4 MHz (MAX.)
- Built-in 160-bit bi-directional shift register (divisible into 80 bits x 2)
- Available in a single mode (160-bit shift register) or in a dual mode (80-bit shift register x 2)
 - ➤ Y₁->Y₁₆₀ Single mode
 - ➤ Y₁₆₀->Y₁ Single mode
 - ➤ Y₁->Y₈₀, Y₈₁->Y₁₆₀ Dual mode
 - ➤ Y₁₆₀->Y₈₁, Y₈₀->Y₁ Dual mode

The above 4 shift directions are pin-selectable


 Shift register circuits are reset when /DISPOFF active

2. DESCRIPTION

The ST8016S is a 160-output segment/common driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work stations. The ST8016S is good both as a segment driver and a common driver, and it can create a low power consuming, high-resolution LCD.



3. BLOCK DIAGRAM



4. FUNCTIONAL OPERATIONS OF EACH BLOCK

BLOCK	FUNCTION			
Active Control	In case of segment mode, controls the selection or non-selection of the chip. Following an LP signal input, and after the chip selection signal is input, a selection signal is generated internally until 160 bits of data have been read in. Once data input has been completed, a selection signal for cascade connection is output, and the chip is non-selected. In case of common mode, controls the input/output data of bi-directional pins.			
SP Conversion & Data Control In case of segment mode, keeps input data which are 2 clocks of XCK at 4-bit parallel input mode in latch circuit, or keeps input data which are 1 clock of XCK at 8-bit parallel input mode in latch circuit; after that they are put on the internal data bus 8 bits at a				
Data Latch Control	In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic. For every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.			
Data Latch	In case of segment mode, latches the data on the data bus. The latch state of each LCD drive output pin is controlled by the control logic and the data latch control; 160 bits of data are read in 20 sets of 8 bits.			
Line Latch/ Shift Register	In case of segment mode, all 160 bits which have been read into the data latch are simultaneously latched at the falling edge of the LP signal, and are output to the level shifter block. In case of common mode, shifts data from the data input pin at the falling edge of the LP signal.			
Level Shifter	The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the driver block.			
4-Level Driver	Drives the LCD drive output pins from the line latch/shift register data, and selects one of 4 levels (Vo, V12, V43 or Vss) based on the S/C, FR and /DISPOFF signals.			
Control Logic	Controls the operation of each block. In case of segment mode, when an LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission is controlled, 160 bits of data are read in, and the chip is non-selected. In case of common mode, controls the direction of data shift.			



5. INPUT/OUTPUT CIRCUITS




Figure 1 Input Circuit (1)




Figure 2 Input Circuit (2)






Figure 3 Input/Output Circuit




Figure 4 LCD Drive Output Circuit



6. FUNCTIONAL DESCRIPTION

6.1 Pin Functions

(Segment mode)

(Segment mode) SYMBOL	FUNCTION
	Logic system power supply pin
V_{DD}	• Connected to +2.5 to +5.5 V.
GND	Ground pin
CIVE	Logic system power ground pin
LGND	Do not short LGND with GND and Vss by ITO on LCD panel
LOND	Connect it to GND on PCB or FPC.
Vss	Connect to GND by ITO on LCD panel.
V 33	Bias power supply pins for LCD drive voltage
Vol, Vor	Normally use the bias voltages set by a resistor divider
V _{12L} , V _{12R}	• Ensure that voltages are set such that $V_{SS} < V_{43} < V_{12} < V_0$.
V _{43L} , V _{43R}	• V _{IL} and V _{IR} (i = 0,12, 43) must connect to an external power supply, and supply regular
V 45L, V 45K	voltage which is assigned by specification for each power pin
	Input pins for display data
	• In 4-bit parallel mode, DI3-DI0 are the display data input pins, and DI7-DI4 must be
DI7-DI0	connected to LGND or VDD.
3.7 2.0	• In 8-bit parallel mode, All DI7-Dlo pins are the display data input pins.
	• Refer to section 6.2.2.
7/01/	Clock input pin for taking display data
XCK	Data is read at the falling edge of the clock pulse.
LD	Latch pulse input pin for display data
LP	Data is latched at the falling edge of the clock pulse.
	Input pin for selecting the reading direction of display data
L/D	• When set to LGND level "L", data is read sequentially from Y ₁₆₀ to Y ₁ .
L/R	• When set to V _{DD} level "H", data is read sequentially from Y ₁ to Y ₁₆₀ .
	• Refer to section 6.2.2.
	Control input pin for output of non-select level
	• The input signal is level-shifted from logic voltage level to LCD drive voltage level, and
	controls the LCD drive circuit.
	• When set to LGND level "L", the LCD drive output pins (Y1-Y160) are set to level Vss.
	• When set to "L", the contents of the line latch are reset, but the display data are read in
(2.02.02	the
/DISPOFF	data latch regardless of the condition of /DISPOFF. When the /DISPOFF function is
	canceled
	the driver outputs non-select level (V ₁₂ or V ₄₃), then outputs the contents of the data
	latch at the next falling edge of the LP. At that time, if /DISPOFF removal time does not
	correspond to what is shown in AC characteristics, it cannot output the reading data
	correctly.Table of truth-values is shown in "TRUTH TABLE" in Functional Operations.
	AC signal input pin for LCD drive waveform
	• The input signal is level-shifted from logic voltage level to LCD drive voltage level, and
	controls the LCD drive circuit.
FR	Normally it inputs a frame inversion signal.
	• The LCD drive output pins' output voltage levels can be set using the line latch output
	signal and the FR signal.
	• Table of truth-values is shown in "TRUTH TABLE" in Functional Operations.
	Mode selection pin
MAD	When set to LGND level "L", 4-bit parallel input mode is set.
MD	• When set to VDD level "H", 8-bit parallel input mode is set.
	• Refer to section 6.2.2.
2/0	Segment mode/common mode selection pin
S/C	When set to VDD level "H", segment mode is set.
EIO. EIO.	Input/output pins for chip selection
EIO ₁ , EIO ₂	• When L/R input is at LGND level "L", EIO1 is set for output, and EIO2 is set for input.



	• When L/R input is at V _{DD} level "H", <u>EIO₁</u> is set for input, and EIO ₂ is set for output. • During output, set to "H" while LP • XCK is "H" and after 160 bits of data have been
	read, set
	to "L" for one cycle (from falling edge to failing edge of XCK), after which it returns to "H".
	• During input, the chip is selected while El is set to "L" after the LP signal is input. The chip is non-selected after 160 bits of data have been read.
	LCD drive output pins
Y1 -Y160	• Corresponding directly to each bit of the data latch, one level (V ₀ , V ₁₂ or V ₄₃) is selected and output.
	• Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

(Common mode)

SYMBOL	FUNCTION
V _{DD}	Logic system power supply pin
	Connected to +2.5 to +5.5 V.
GND	Ground pin
	Logic system power ground pin
LGND	Do not short LGND with GND and Vss by ITO on LCD panel
	Connect it to GND on PCB or FPC.
Vss	Connect to GND by ITO on LCD panel.
	Bias power supply pins for LCD drive voltage
Vol, Vor	Normally use the bias voltages set by a resistor divider.
V _{12L} , V _{12R}	• Ensure that voltages are set such that Vss < V43 < V12 < V0.
V43L, V43R	• V _{iL} and V _{iR} (i = 0,12, 43) must connect to an external power supply, and supply regular
	voltage that is assigned by specification for each power pin.
	Shift data input/output pin for bi-directional shift register
	• Output pin when L/R is at LGND level "L', input pin when L/R is at VDD level "H".
EIO ₁	• When L/R = H, ElO₁ is used as input pin, it will be pulled down.
	• When L/R = L, EIO ₁ is used as output pin, it won't be pulled down.
	• Refer to section 6.2.2.
	Shift data input/output pin for bi-directional shift register
	• Input pin when L/R is at LGND level "L", output pin when L/R is at V _{DD} level "H".
EIO ₂	• When L/R = L, EIO ₂ is used as input pin, it will be pulled down.
	• When L/R = H, EIO ₂ is used as output pin, it won't be pulled down.
	• Refer to section 6.2.2.
LP	Shift clock pulse input pin for bi-directional shift register
	Data is shifted at the falling edge of the clock pulse.
	Input pin for selecting the shift direction of bi-directional shift register
L/R	• Data is shifted from Y ₁₆₀ to Y ₁ when set to LGND level "L", and data is shifted from Y ₁ to
	Y ₁₆₀ when set to V _{DD} level "H".
	• Refer to section 6.2.2.
	Control input pin for output of non-select level
	• The input signal is level-shifted from logic voltage level to LCD drive voltage level, and
	controls the LCD drive circuit.
	 When set to LGND level "L", the LCD drive output pins (Y₁-Y₁₆₀) are set to level Vss. When set to "L", the contents of the shift register are reset to not reading data. When
/DISPOFF	the /DISPOFF function is canceled, the driver outputs non-select level (V ₁₂ or V ₄₃), and
	the shift data is read at the next falling edge of the LP. At that time, if /DISPOFF
	removal time does not correspond to what is shown in AC characteristics, the shift data
	is not read correctly.
	Table of truth-values is shown in "TRUTH TABLE" in Functional Operations.
	AC signal input pin for LCD drive waveform
	• The input signal is level-shifted from logic voltage level to LCD drive voltage level, and
	controls the LCD drive circuit.
FR	Normally it inputs a frame inversion signal.
	The LCD drive output pins' output voltage levels can be set using the shift register
	output signal and the FR signal.
	Table of truth-values is shown in "TRUTH TABLE" in Functional Operations.



MD	Mode selection pin • When set to LGND level "L", single mode operation is selected; when set to V _{DD} level "H" dual mode operation is selected. • Refer to section 6.2.2.
DI7	 Dual mode data input pin According to the data shift direction of the data shift register, data can be input starting from the 81st bit. When the chip is used in dual mode, DI7 will be pulled down. When the chip is used in single mode, DI7 won't be pulled down(Connect to LGND or VDD, avoiding floating.). Refer to section 6.2.2.
S/C	Segment mode/common mode selection pin • When set to LGND level "L", common mode is set.
DI6-DI0	Not used • Connect DI ₆ -DI ₀ to LGND or V _{DD} , avoiding floating.
XCK	Not used • XCK is pulled down in common mode, so connect to LGND or open.
Y1 -Y160	 LCD drive output pins Corresponding directly to each bit of the shift register, one level (V₀, V₁₂, V₄₃, or V_{ss}) is selected and output. Table of truth-values is shown in "TRUTH TABLE" in Functional Operations.

6.2 **Functional Operations**

Truth table 6.2.1

(Segment Mode)

FR	LATCH DATA	/DISPOFF	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y160)
L	L	Н	V ₄₃
L	Н	Н	Vss
Н	L	Н	V ₁₂
Н	Н	Н	V_0
X	X	Ĺ	Vss

(Common Mode)

FR	LATCH DATA	/DISPOFF	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y160)
L	L	Н	V ₄₃
L	Н	Н	V_0
Н	L	Н	V ₁₂
Н	Н	Н	Vss
X	X	L	Vss

- $V_{SS} < V_{43} < V_{12} < V_0$
- L: LGND (0 V), H: VDD (+2.5 to +5.5 V), X: Don't care
 "Don't care" should be fixed to "H" or "L", avoiding floating.
 There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver. Supply regular voltage that is assigned by specification for each power pin.



Relationship between the display data and LCD drive output Pins 6.2.2

(Segment Mode)

(a) 4-bit Parallel Input Mode

()				DATA		NUMBER OF CLOCKS						
MD	L/R	EIO ₁	EIO ₂	INPUT	40 CLOCK	39 CLOCK	38 CLOCK		3 CLOCK	2 CLOCK	1 CLOCK	
				DIo	Y 1	Y 5	Y9		Y149	Y153	Y157	
	L L Outpu	Outout	out Input	DI1	Y2	Y6	Y10		Y150	Y154	Y158	
L		Output		Dl2	Y 3	Y 7	Y11		Y151	Y155	Y159	
				DI3	Y4	Y8	Y12		Y152	Y156	Y160	
	I II Innut			DIo	Y160	Y156	Y152		Y12	Y8	Y4	
		Innut		DI1	Y 159	Y155	Y151		Y11	Y7	Y 3	
LH	Input	out Output	Dl2	Y158	Y154	Y150		Y10	Y6	Y2		
				DI3	Y157	Y153	Y149		Y9	Y 5	Y1	

(b) 8-bit Parallel Input Mode

(D)		,		DATA			NUMBER	OF	CLOCKS		
MD	L/R	EIO ₁	EIO ₂	INPUT	20	19	18		3 CLOCK	2 CLOCK	1 CLOCK
					CLOCK	CLOCK	CLOCK				
				DIo	Y1	Y 9	Y17		Y137	Y145	Y153
				DI1	Y2	Y 10	Y18		Y138	Y146	Y154
				Dl2	Y 3	Y11	Y 19		Y139	Y147	Y155
Н	L	Output	Innut	DI3	Y4	Y12	Y20		Y140	Y148	Y156
11	L	Output	out Input	DI4	Y 5	Y13	Y21		Y141	Y149	Y157
				DI5	Y6	Y14	Y22		Y142	Y150	Y158
				DI6	Y 7	Y15	Y23		Y143	Y151	Y159
				DI7	Y 8	Y 16	Y24		Y144	Y152	Y160
				DIo	Y160	Y152	Y144		Y24	Y16	Y8
				DI1	Y159	Y151	Y143		Y23	Y15	Y 7
				Dl2	Y158	Y150	Y142		Y22	Y14	Y6
Н	Н	Innut	Output	DI3	Y157	Y 149	Y141		Y21	Y13	Y 5
11		Input	Output	DI4	Y156	Y148	Y140		Y20	Y12	Y4
				Dl5	Y155	Y147	Y139		Y19	Y11	Y 3
				DI6	Y154	Y146	Y138		Y18	Y10	Y2
				DI7	Y153	Y145	Y137		Y17	Y 9	Y1

(Common Mode)

MD	L/R	DATA TRANSFER DIRECTION	EIO ₁	EIO ₂	DI7		
L	L	Y160 → Y1	Output	Input	Х		
(Single)	Н	Y1 → Y160	Input	Output Input X	Х		
		Y160 → Y81	Output	Innut	loout		
Н	L	Y80 → Y1	Output	ut Input		Output Imput	iliput
(Dual)	ш	Y1 → Y80	Input	Output	Input		
		Y81 → Y160	iriput	Output			


NOTES:

• L : LGND (0 V), H : V_{DD} (+2.5 to +5.5 V), X : Don't care • "Don't care" should be fixed to "H" or "L", avoiding floating.




6.2.3 Connection examples of plural segment drivers

(a) When L/R = L''




(b) When L/R = "H"






6.2.4 Timing chart of 4-device cascade connection of segment drivers






6.2.5 Connection examples for plural common drivers

(a) Single Mode (L/R = "L")




(b) Single Mode (L/R = "H")






(c) Dual Mode (L/R = "L")



(d) Dual mode (L/R = "H")





7. PRECAUTIONS


Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so a high current that may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating may permanently damage it. The details are as follows,

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power
- It is advisable to connect the serial resistor $(4.7\Omega \text{ to } 50\Omega)$ or fuse to the LCD drive power V_0 of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on /DISPOFF function. After that, cancel the /DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level LGND on /DISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here



Preliminary Ver 0.24 Page 14/26 2009/10/01



8. ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	V_{DD}	$V_{ extsf{DD}}$	-0.3~ +7.0	V	
	V ₀	V _{0L} , V _{0R}	-0.3 ~ +33.0	V	
Supply voltage (2)	V ₁₂	V12L, V12R	V ₀ -10~ V ₀ + 0.3	V	
	V ₄₃	V _{43L} , V _{43R}	-0.3 ~ V _{SS} + 10	V	1,2
Input voltage	Vı	D1 ₇ -DI ₀ , XCK, LP, L/R, FR, MD, S/C, EIO ₁ , EIO ₂ , /DISPOFF	-0.3 to V _{DD} + 0.3	V	
Storage temperature	Тѕтс		-45 to +125	°C	

NOTES:

- 1. TA = +25 °C
- 2. The applicable voltage on logic pins with respect to LGND, high voltage pins with Vss (0 V).
- 3. Stress over the "Absolute Max. Ratings" conditions will damage the device permanently.

9. RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	V_{DD}	V_{DD}	+2.5		+5.5	V	1 2
Supply voltage (2)	V ₀	Vol, Vor	+15.0		+30.0	V	1, 2
Operating temperature	Topr		-25		+85	°C	

- 1. The applicable voltage on logic pins with respect to LGND, high voltage pins with Vss (0 V).
- 2. Ensure that voltages are set such that $V_{SS} < V_{43} < V_{12} < V_0$.



10. ELECTRICAL CHARACTERISTICS

10.1 DC Characteristics

(Segment Mode) (LGND = V_{SS} = 0 V, V_{DD} = +2.5 to +5.5 V, V_0 = + 15.0 to +30.0 V, T_{OPR} = -25 to +85°C)

					, =,				
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE	
Input "Low" voltage	VIL		DI7-DI0, XCK, LP, L/R			$0.2V_{\text{DD}}$	V		
Input "High" voltage	VIH		FR, MD, S/C, EIO ₁ , EIO ₂ , /DISPOFF	0.8V _{DD}			V		
Output "Low" voltage	Vol	I _{OL} = +0.4 mA	EIO1, EIO2			+0.4	V		
Output "High" voltage	V _{0H}	$I_{OH} = -0.4 \text{ mA}$	LIO1, LIO2	$V_{\text{DD}}\text{-}0.4$			V		
Input leakage current	ILIL	Vı = LGND	DI7-DI0, XCK, LP, LIR,			-10	μΑ		
	Ін	$V_I = V_{DD}$	FR, MD, S/C, EIO ₁ , EIO ₂ , /DISPOFF			+10	μΑ		
Output resistance	Ron	$\begin{vmatrix} \Delta V_{ON} \\ =0.5V \end{vmatrix}$ $V_0 = 30 \text{ V}$	Y1-Y160		1.0	1.5	kΩ		
Standby current	Іѕтв		LGND			50	μΑ	1	
Supply current (1) (Non-selection)	I _{DD1}		V _{DD}			2.0	mA	2	
Supply current (2) (Selection)	I _{DD2}		V _{DD}			7.0	mA	3	
Supply current (3)	l ₀		Vol, Vor			0.9	mA	4	

NOTES:

- 1. $V_{DD} = +5.0 \text{ V}$, $V_0 = +30.0 \text{ V}$, $V_1 = LGND$.
- 2. V_{DD} = +5.0 V, V_0 = +30.0 V, fxck = 8 MHz, no-load, EI = V_{DD} . The input data is turned over by data taking clock (4-bit parallel input mode).
- 3. V_{DD} = +5.0 V, V_0 = +30.0 V, fxck = 8 MHz, no-load, EI = LGND. The input data is turned over by data taking clock (4-bit parallel input mode).
- 4. V_{DD} = +5.0 V, V_0 = +30.0 V, fxck = 8MHz, f_{LP} = 19.2 kHz, f_{FR} = 80 Hz, no-load. The input data is turned over by data taking clock (4-bit parallel input mode).

(Common Mode) (LGND = V_{SS} = 0 V, V_{DD} = +2.5 to +5.5 V, V_{0} = + 15.0 to +30.0 V, T_{OPR} = -25 to +85 °C)

(Continion Mode) (EGND = V33 = 0 V, VBB = 12.3 to 13.3 V, V0 = 1 13.0 to 130.0 V, TOPR = -23 to 133 O)											
PARAMETER	SYMBOL	CONDITIONS	APPLICABL E PINS	MIN.	TYP.	MAX.	UNIT	NOTE			
Input "Low" voltage	VIL		DI7-DI0, XCK, LP, L/R			0.2V _{DD}	V				
Input "High" voltage	Vıн		FR, MD, S/C, EIO ₁ , EIO ₂ , /DISPOFF	0.8V _{DD}			V				
Output "Low" voltage	Vol	$I_{OL} = +0.4 \text{ mA}$	EIO ₁ , EIO ₂			+0.4	V				
Output "High" voltage	Vон	Iон = -0.4 mA		V _{DD} -0.4			V				
Input leakage current	luu	Vı = LGND	DI7-DI0, XCK, LP, LIR, FR, MD, S/C, EIO1, EIO2, /DISPOFF			-10.0	μΑ				
	Ішн	$V_{I} = V_{DD}$	DI ₆ -DI ₀ , LP, L/R, FR, MD, S/C, /DISPOFF			+10.0	μΑ				
Input pull-down current	I PD	$V_I = V_{DD}$	DI ₇ , XCK, EIO ₁ , EIO ₂			100	μΑ				
Output resistance	Ron	$\begin{vmatrix} \Delta V_{ON} \\ =0.5V \end{vmatrix}$ V ₀ = 30 V	Y1-Y160		1.0	1.5	kΩ				
Standby current	Ispd		LGND			50	μΑ	1			
Supply current (1)	IDD		V _{DD}			80	μΑ	2			
Supply current (2)	l o		V _{OL} , V _{OR}			130	μΑ	2			
NOTEC.											

- 1. $V_{DD} = +5.0 \text{ V}, V_0 = +30.0 \text{ V}, V_1 = LGND$
- 2. V_{DD} = +5.0 V, V_0 = +30.0 V, f_{LP} =19.2 kHz, f_{FR} = 80 Hz, 1/240 duty operation, no-load.



10.2 AC Characteristics

(Segment Mode 1) (LGND = V_{SS} = 0 V, V_{DD} = +2.5 to +3.0 V, V_0 = + 15.0 to +30.0 V, T_{OPR} = -25 10+85 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP.	MAX.	UNIT	NOTE
Shift clock period	t wcĸ	tռ,tғ ≤ 11ns	125			ns	1
Shift clock "H" pulse width	t wckh		51			ns	
Shift clock "L" pulse width	t wckl		51			ns	
Data setup time	t DS		30			ns	
Data hold time	t DH		40			ns	
Latch pulse "H" pulse width	t wlph		51			ns	
Shift clock rise to latch pulse rise	t ld		0			ns	
time						115	
Shift clock fall to latch pulse fall	t sL		51			ns	
time			31			115	
Latch pulse rise to shift clock rise	t LS		51			ns	
time			31			113	
Latch pulse fall to shift clock fall	tьн		51			ns	
time						113	
Enable setup time	t s		36			ns	
Input signal rise time	t R				50	ns	2
Input signal fall time	t⊧				50	ns	2
DISPOFF removal time	t sp		100			ns	
DISPOFF "L" pulse width	t wdl		1.2			μs	
Output delay time (1)	t□	CL = 15 pF			78	ns	
Output delay time (2)	tPD1, t PD2	CL = 15 pF			1.2	μs	
Output delay time (3)	t PD3	CL = 15 pF			1.2	μs	

NOTES:

- 1. Takes the cascade connection into consideration.
- 2. (twck twckh twckl)/2 is maximum in the case of high speed operation.

(Segment Mode 2) (LGND = $V_{SS} = 0 \text{ V}, V_{DD} = +5.0\pm0.5 \text{ V}, V_0 = +15.0 \text{ to } +30.0 \text{ V}, T_{OPR} = -25 \text{ to } +85 ^{\circ}\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	t wcĸ	tռ,tғ ≤ 10ns	66			ns	1
Shift clock "H" pulse width	t wckh		23			ns	
Shift clock "L" pulse width	t wckl		23			ns	
Data setup time	t os		15			ns	
Data hold time	tон		23			ns	
Latch pulse "H" pulse width	t wlph		30			ns	
Shift clock rise to latch pulse rise	t ld		0			ns	
time							
Shift clock fall to latch pulse fall	t sL		50			ns	
time							
Latch pulse rise to shift clock rise	t LS		30			ns	
time							
Latch pulse fall to shift clock fall	t LH		30			ns	
time							
Enable setup time	t s		15			ns	
Input signal rise time	t R				50	ns	2
Input signal fall time	t⊧				50	ns	2
DISPOFF removal time	tsp		100			ns	
DISPOFF "L" pulse width	t wdl		1.2			μs	
Output delay time (1)	t□	CL = 15 pF			41	ns	
Output delay time (2)	tPD1, t PD2	CL = 15 pF			1.2	μs	
Output delay time (3)	t PD3	CL = 15 pF			1.2	μs	

- 1. Takes the cascade connection into consideration.
- 2. (twck twckl twckl)/2 is maximum in the case of high speed operation.



(Segment Mode 3) (LGND = V_{SS} = 0 V, V_{DD} = +3.0 to +4.5 V, V_0 = + 15.0 to +30.0 V, T_{OPR} = -25 10+85 °C)

(229) (22	,				-,		/
PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	t wck	tռ,tғ ≤ 10ns	82			ns	1
Shift clock "H" pulse width	t wckh		28			ns	
Shift clock "L" pulse width	twckl		28			ns	
Data setup time	t os		20			ns	
Data hold time	t DH		23			ns	
Latch pulse "H" pulse width	t wlph		30			ns	
Shift clock rise to latch pulse rise	t LD		0			ns	
time							
Shift clock fall to latch pulse fall	t sL		51			ns	
time							
Latch pulse rise to shift clock rise	t LS		30			ns	
time							
Latch pulse fall to shift clock fall	tьн		30			ns	
time							
Enable setup time	t s		15			ns	
Input signal rise time	t R				50	ns	2
Input signal fall time	t⊧				50	ns	2
DISPOFF removal time	t sp		100			ns	
DISPOFF "L" pulse width	t wdl		1.2			μs	
Output delay time (1)	t□	CL = 15 pF			57	ns	
Output delay time (2)	tPD1, t PD2	CL = 15 pF			1.2	μs	
Output delay time (3)	t PD3	CL = 15 pF			1.2	μs	

NOTES:


- 1. Takes the cascade connection into consideration.
- 2. (twck twckh twckl)/2 is maximum in the case of high speed operation.

(Common Mode) (LGND = V_{SS} = 0 V, V_{DD} = +2.5 to +5.5 V, V_0 = +15.0 to +30.0 V, T_{OPR} = -25 to +85° C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Shift clock period	t wlp	t _R ,t _F ≤ 20ns	250			ns
Shift clock "H" pulse width	twlph	$V_{DD} = +5.0 \pm 0.5 V$	15			ns
Shift clock in pulse width	L WLPH	$V_{DD} = +2.5 + 4.5 V$	30			ns
Data setup time	t su		30			ns
Data hold time	t H		50			ns
Input signal rise time	t R				50	ns
Input signal fall time	t⊧				50	ns
DISPOFF removal time	t sp		100			ns
DISPOFF "L" pulse width	t wdl		1.2			μs
Output delay time (1)	t DL	CL = 15 pF			200	ns
Output delay time (2)	t _{PD1} , t _{PD2}	CL = 15 pF			1.2	μs
Output delay time (3)	t PD3	CL = 15 pF			1.2	μs



10.3 Timing Chart of Segment Mode








Fig. 8 Timing Characteristics (3)



10.4 Timing Chart of Common Mode










APPLICATION CIRCUIT 11.

Application Circuit for Module 11.1



11.2 **LCD Panel Layout Example**





ITO layout Notices (for reference only)


- 1. We suggest the ITO resistor for LCD panel is about 15 $\!\Omega$ /Square, and the resistor value is as smaller as better.
- 2. Among the interface pins, please to be sure the ITO resistor value of power pins are less than the following values that we suggest.

Pin Name	ITO Resistor Values Suggestion
LGND, GND, VDD, Vss	Less than 75 Ω when VDD \geq 3.0V, and the smaller the better
V0R, V0L	Less than 150 Ω , and the smaller the better
V12R, V12L, V34R, V12L	Less than 250Ω, and the smaller the better

PS : Above resistor value test on 3" LCD panel.



12. PAD DIAGRAM



Note: Subtrate should be connected to GND.

Unit: um

PIN#	Name	X	Υ	PIN#	Name	X	Υ
1	V_{SS}	-2857.500	-355.000	34	V _{SS}	2845.000	16.500
2	GND	-2733.000	-383.100	35	V _{34R}	2845.000	82.500
3	GND	-2622.850	-383.150	36	V_{12R}	2845.000	148.500
4	LGND	-2521.550	-383.150	37	V_{0R}	2845.000	214.500
5	L/R	-2410.100	-383.100	38	V_{0R}	2845.000	264.000
6	V_{DD}	-2310.675	-383.350	39	V_{0R}	2857.500	350.000
7	V_{DD}	-2220.450	-370.650	40	DUMMY	2788.700	350.000
8	S/C	-2103.600	-383.100	41	DUMMY	2755.700	350.000
9	EIO ₂	-1935.850	-383.100	42	DUMMY	2722.700	350.000
10	DUMMY	-1682.850	-383.100	43	DUMMY	2689.700	350.000
11	DI_0	-1337.575	-383.100	44	Y1	2656.700	350.000
12	DI_1	-1218.950	-383.100	45	Y2	2623.700	350.000
13	DI_2	-1100.250	-383.100	46	Y 3	2590.700	350.000
14	DI ₃	-981.550	-383.100	47	Y4	2557.700	350.000
15	DI_4	-862.850	-383.100	48	Y 5	2524.700	350.000
16	DI ₅	-744.150	-383.100	49	Y6	2491.700	350.000
17	DUMMY	-450.500	-344.400	50	Y7	2458.700	350.000
18	DUMMY	-134.775	-347.675	51	Y8	2425.700	350.000
19	DUMMY	204.125	-337.725	52	Y9	2392.700	350.000
20	DUMMY	538.725	-337.725	53	Y10	2359.700	350.000
21	DI_6	1053.350	-383.100	54	Y11	2326.700	350.000
22	DI_7	1172.050	-383.100	55	Y12	2293.700	350.000
23	XCK	1291.050	-383.100	56	Y13	2260.700	350.000
24	/DISPOFF	1409.750	-383.100	57	Y14	2227.700	350.000
25	DUMMY	1608.650	-383.100	58	Y15	2194.700	350.000
26	LP	1953.925	-383.100	59	Y16	2161.700	350.000
27	EIO ₁	2121.600	-383.100	60	Y17	2128.700	350.000
28	FR	2293.000	-383.100	61	Y18	2095.700	350.000
29	MD	2411.700	-383.100	62	Y 19	2062.700	350.000
30	LGND	2521.550	-383.150	63	Y20	2029.700	350.000
31	GND	2622.850	-383.150	64	Y21	1996.700	350.000
32	GND	2733.000	-383.100	65	Y22	1963.700	350.000
33	V_{SS}	2857.500	-355.000	66	Y23	1930.700	350.000



68 Y25 1864.700 350.000 115 Y72 313.700 350.000 69 Y26 1831.700 350.000 116 Y73 280.700 350.000								
69 Y26 1831.700 350.000 116 Y73 280.700 350.000 70 Y27 1798.700 350.000 117 Y74 247.700 350.000 71 Y28 1765.700 350.000 118 Y75 214.700 350.000 72 Y29 1732.700 350.000 120 Y77 148.700 350.000 73 Y30 1699.700 350.000 121 Y78 115.700 350.000 74 Y31 1666.700 350.000 122 Y79 82.700 350.000 75 Y32 1633.700 350.000 122 Y79 82.700 350.000 76 Y33 1600.700 350.000 122 DUMMY 16.700 350.000 77 Y34 1567.700 350.000 122 DUMMY -16.700 350.000 78 Y35 1534.700 350.000 127 Y82 82.700 350.000	67	Y24	1897.700	350.000	114	Y71	346.700	350.000
To	68	Y25	1864.700	350.000	115	Y72	313.700	350.000
71 Y28 1765.700 350.000 118 Y75 214.700 350.000 72 Y29 1732.700 350.000 119 Y76 181.700 350.000 73 Y30 1699.700 350.000 120 Y77 148.700 350.000 74 Y31 1666.700 350.000 121 Y78 115.700 350.000 75 Y32 1633.700 350.000 122 Y79 82.700 350.000 76 Y33 1607.700 350.000 123 Y80 49.700 350.000 77 Y34 1567.700 350.000 124 DUMMY 16.700 350.000 78 Y35 1534.700 350.000 125 DUMMY 16.700 350.000 80 Y37 1468.700 350.000 127 Y82 -82.700 350.000 81 Y38 1435.700 350.000 128 Y83 -115.700 350.000	69	Y26	1831.700	350.000	116	Y73	280.700	350.000
72 Y29 1732.700 350.000 119 Y76 181.700 350.000 73 Y30 1699.700 350.000 120 Y77 148.700 350.000 74 Y31 1666.700 350.000 122 Y79 82.700 350.000 75 Y32 1633.700 350.000 122 Y79 82.700 350.000 76 Y33 1600.700 350.000 123 Y80 49.700 350.000 77 Y34 1567.700 350.000 125 DUMMY 16.700 350.000 79 Y36 1501.700 350.000 126 Y81 -49.700 350.000 80 Y37 1468.700 350.000 127 Y82 -82.700 350.000 81 Y38 1435.700 350.000 128 Y83 -118.700 350.000 82 Y39 1402.700 350.000 130 Y85 -181.700 350.000	70	Y27	1798.700	350.000	117	Y74	247.700	350.000
73 Y30 1699.700 350.000 120 Y77 148.700 350.000 74 Y31 1666.700 350.000 121 Y78 115.700 350.000 76 Y32 1633.700 350.000 122 Y79 82.700 350.000 76 Y33 1600.700 350.000 123 Y80 49.700 350.000 77 Y34 1567.700 350.000 124 DUMMY 16.700 350.000 78 Y35 1534.700 350.000 125 DUMMY -16.700 350.000 80 Y37 1468.700 350.000 127 Y82 -82.700 350.000 81 Y38 1435.700 350.000 128 Y83 -115.700 350.000 82 Y39 1402.700 350.000 130 Y85 -181.700 350.000 83 Y40 1369.700 350.000 131 Y86 -214.700 350.000	71	Y28	1765.700	350.000	118	Y75	214.700	350.000
74 Y31 1666.700 350.000 121 Y78 115.700 350.000 75 Y32 1633.700 350.000 122 Y79 82.700 350.000 76 Y33 1600.700 350.000 123 Y80 49.700 350.000 77 Y34 1567.700 350.000 125 DUMMY -16.700 350.000 79 Y36 1501.700 350.000 126 Y81 -49.700 350.000 80 Y37 1468.700 350.000 126 Y81 -49.700 350.000 81 Y38 1435.700 350.000 128 Y83 -115.700 350.000 82 Y39 1402.700 350.000 130 Y85 -181.700 350.000 83 Y40 1369.700 350.000 131 Y86 -214.700 350.000 84 Y41 1336.700 350.000 132 Y87 -247.700 350.000	72	Y29	1732.700	350.000	119	Y76	181.700	350.000
75	73		1699.700	350.000	120	Y77	148.700	350.000
76 Y33 1600.700 350.000 123 Y80 49.700 350.000 77 Y34 1567.700 350.000 124 DUMMY 16.700 350.000 78 Y35 1534.700 350.000 125 DUMMY -16.700 350.000 79 Y36 1501.700 350.000 126 Y81 -49.700 350.000 80 Y37 1468.700 350.000 127 Y82 -82.700 350.000 81 Y38 1495.700 350.000 128 Y83 -115.700 350.000 82 Y39 1402.700 350.000 130 Y85 -181.700 350.000 83 Y40 1369.700 350.000 131 Y86 -214.700 350.000 84 Y41 1336.700 350.000 132 Y87 -247.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 <tr< td=""><td>74</td><td>Y31</td><td>1666.700</td><td>350.000</td><td>121</td><td>Y78</td><td>115.700</td><td>350.000</td></tr<>	74	Y31	1666.700	350.000	121	Y78	115.700	350.000
77 Y34 1567.700 350.000 124 DUMMY 16.700 350.000 78 Y35 1534.700 350.000 125 DUMMY -16.700 350.000 80 Y37 1468.700 350.000 127 Y82 -82.700 350.000 81 Y38 1435.700 350.000 128 Y83 -115.700 350.000 82 Y39 1402.700 350.000 129 Y84 -148.700 350.000 83 Y40 1369.700 350.000 130 Y85 -181.700 350.000 84 Y41 1336.700 350.000 131 Y86 -214.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 134 Y89 -313.700 350.000								
78 Y35 1534.700 350.000 125 DUMMY -16.700 350.000 79 Y36 1501.700 350.000 126 Y81 -49.700 350.000 80 Y37 1468.700 350.000 128 Y83 -115.700 350.000 81 Y38 1435.700 350.000 128 Y83 -115.700 350.000 82 Y39 1402.700 350.000 129 Y84 -148.700 350.000 83 Y40 1369.700 350.000 130 Y85 -181.700 350.000 84 Y41 1336.700 350.000 131 Y86 -214.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 136 Y91 -379.700 350.000		Y33		350.000			49.700	
79 Y36 1501.700 350.000 126 Y81 -49.700 350.000 80 Y37 1468.700 350.000 127 Y82 -82.700 350.000 81 Y38 1435.700 350.000 128 Y83 -115.700 350.000 82 Y39 1402.700 350.000 129 Y84 -148.700 350.000 83 Y40 1369.700 350.000 130 Y85 -181.700 350.000 84 Y41 1336.700 350.000 131 Y86 -214.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 135 Y99 -346.700 350.000 89 Y46 1171.700 350.000 137 Y92 -412.700 350.000 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
80 Y37 1468.700 350.000 127 Y82 -82.700 350.000 81 Y38 1435.700 350.000 128 Y83 -115.700 350.000 82 Y39 1402.700 350.000 129 Y84 -148.700 350.000 83 Y40 1369.700 350.000 130 Y85 -181.700 350.000 84 Y41 1336.700 350.000 131 Y86 -214.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 134 Y89 -313.700 350.000 88 Y45 1204.700 350.000 136 Y91 -379.700 350.000 89 Y46 1171.700 350.000 137 Y92 -412.700 350.000 <	-		+					
81 Y38 1435.700 350.000 128 Y83 -115.700 350.000 82 Y39 1402.700 350.000 129 Y84 -148.700 350.000 83 Y40 1369.700 350.000 130 Y85 -181.700 350.000 84 Y41 1336.700 350.000 131 Y86 -214.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 134 Y89 -313.700 350.000 89 Y46 1171.700 350.000 135 Y90 -346.700 350.000 89 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 138 Y93 -445.700 350.000			+					
82 Y39 1402.700 350.000 129 Y84 -148.700 350.000 83 Y40 1369.700 350.000 130 Y85 -181.700 350.000 84 Y41 1336.700 350.000 131 Y86 -214.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 132 Y88 -280.700 350.000 87 Y44 1237.700 350.000 134 Y89 -313.700 350.000 88 Y45 1204.700 350.000 135 Y90 -346.700 350.000 89 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 137 Y92 -412.700 350.000 91 Y48 1105.700 350.000 139 Y94 -478.700 350.000								
83 Y40 1369.700 350.000 130 Y85 -181.700 350.000 84 Y41 1336.700 350.000 131 Y86 -214.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 134 Y89 -313.700 350.000 88 Y45 1204.700 350.000 135 Y90 -346.700 350.000 89 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 137 Y92 -412.700 350.000 91 Y48 1105.700 350.000 139 Y94 -475.700 350.000 92 Y49 1072.700 350.000 140 Y95 -511.700 350.000								
84 Y41 1336.700 350.000 131 Y86 -214.700 350.000 85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 134 Y89 -313.700 350.000 88 Y45 1204.700 350.000 135 Y90 -346.700 350.000 89 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 137 Y92 -412.700 350.000 91 Y48 1105.700 350.000 138 Y93 -445.700 350.000 92 Y49 1072.700 350.000 139 Y94 -478.700 350.000 93 Y50 1039.700 350.000 140 Y95 -511.700 350.000								
85 Y42 1303.700 350.000 132 Y87 -247.700 350.000 86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 134 Y89 -313.700 350.000 88 Y45 1204.700 350.000 135 Y90 -346.700 350.000 90 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 136 Y91 -379.700 350.000 91 Y48 1105.700 350.000 138 Y93 -445.700 350.000 92 Y49 1072.700 350.000 140 Y95 -511.700 350.000 93 Y50 1039.700 350.000 141 Y96 -544.700 350.000 94 Y51 1006.700 350.000 142 Y97 -577.700 350.000								
86 Y43 1270.700 350.000 133 Y88 -280.700 350.000 87 Y44 1237.700 350.000 134 Y89 -313.700 350.000 88 Y45 1204.700 350.000 135 Y90 -346.700 350.000 89 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 137 Y92 -412.700 350.000 91 Y48 1105.700 350.000 138 Y93 -445.700 350.000 92 Y49 1072.700 350.000 139 Y94 -478.700 350.000 93 Y50 1039.700 350.000 140 Y95 -511.700 350.000 94 Y51 1006.700 350.000 141 Y96 -544.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 <								
87 Y44 1237.700 350.000 134 Y89 -313.700 350.000 88 Y45 1204.700 350.000 135 Y90 -346.700 350.000 89 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 137 Y92 -412.700 350.000 91 Y48 1105.700 350.000 138 Y93 -445.700 350.000 92 Y49 1072.700 350.000 139 Y94 -478.700 350.000 93 Y50 1039.700 350.000 140 Y95 -511.700 350.000 94 Y51 1006.700 350.000 141 Y96 -544.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 144 Y99 -643.700 350.000 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
88 Y45 1204.700 350.000 135 Y90 -346.700 350.000 89 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 137 Y92 -412.700 350.000 91 Y48 1105.700 350.000 138 Y93 -445.700 350.000 92 Y49 1072.700 350.000 140 Y95 -511.700 350.000 93 Y50 1039.700 350.000 141 Y96 -544.700 350.000 94 Y51 1006.700 350.000 142 Y97 -577.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 144 Y99 -643.700 350.000 97 Y54 907.700 350.000 145 Y100 -676.700 350.000 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
89 Y46 1171.700 350.000 136 Y91 -379.700 350.000 90 Y47 1138.700 350.000 137 Y92 -412.700 350.000 91 Y48 1105.700 350.000 138 Y93 -445.700 350.000 92 Y49 1072.700 350.000 139 Y94 -478.700 350.000 93 Y50 1039.700 350.000 140 Y95 -511.700 350.000 94 Y51 1006.700 350.000 141 Y96 -544.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 143 Y98 -610.700 350.000 97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 <tr< td=""><td></td><td>Y44</td><td></td><td></td><td></td><td></td><td></td><td></td></tr<>		Y44						
90 Y47 1138.700 350.000 137 Y92 -412.700 350.000 91 Y48 1105.700 350.000 138 Y93 -445.700 350.000 92 Y49 1072.700 350.000 139 Y94 -478.700 350.000 93 Y50 1039.700 350.000 140 Y95 -511.700 350.000 94 Y51 1006.700 350.000 141 Y96 -544.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 143 Y98 -610.700 350.000 97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 <t< td=""><td></td><td>Y45</td><td></td><td>350.000</td><td></td><td>Y90</td><td></td><td>350.000</td></t<>		Y45		350.000		Y90		350.000
91 Y48 1105.700 350.000 138 Y93 -445.700 350.000 92 Y49 1072.700 350.000 139 Y94 -478.700 350.000 93 Y50 1039.700 350.000 140 Y95 -511.700 350.000 94 Y51 1006.700 350.000 141 Y96 -544.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 143 Y98 -610.700 350.000 97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 <		Y46	1171.700	350.000			-379.700	350.000
92 Y49 1072.700 350.000 139 Y94 -478.700 350.000 93 Y50 1039.700 350.000 140 Y95 -511.700 350.000 94 Y51 1006.700 350.000 141 Y96 -544.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 143 Y98 -610.700 350.000 97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 99 Y56 841.700 350.000 146 Y101 -709.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 <	90	Y47		350.000	137	Y92	-412.700	350.000
93 Y50 1039.700 350.000 140 Y95 -511.700 350.000 94 Y51 1006.700 350.000 141 Y96 -544.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 143 Y98 -610.700 350.000 97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 99 Y56 841.700 350.000 146 Y101 -709.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 150 Y105 -841.700 350.000		Y48		350.000	138		-445.700	
94 Y51 1006.700 350.000 141 Y96 -544.700 350.000 95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 143 Y98 -610.700 350.000 97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 99 Y56 841.700 350.000 146 Y101 -709.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000			1072.700	350.000	139	Y94		
95 Y52 973.700 350.000 142 Y97 -577.700 350.000 96 Y53 940.700 350.000 143 Y98 -610.700 350.000 97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 99 Y56 841.700 350.000 146 Y101 -709.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000	93	Y50	1039.700	350.000		Y95	-511.700	350.000
96 Y53 940.700 350.000 143 Y98 -610.700 350.000 97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 99 Y56 841.700 350.000 146 Y101 -709.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000		Y51		350.000				
97 Y54 907.700 350.000 144 Y99 -643.700 350.000 98 Y55 874.700 350.000 145 Y100 -676.700 350.000 99 Y56 841.700 350.000 146 Y101 -709.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 <td>95</td> <td>Y52</td> <td>973.700</td> <td>350.000</td> <td>142</td> <td>Y97</td> <td>-577.700</td> <td>350.000</td>	95	Y52	973.700	350.000	142	Y97	-577.700	350.000
98 Y55 874.700 350.000 145 Y100 -676.700 350.000 99 Y56 841.700 350.000 146 Y101 -709.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 <		Y53	940.700	350.000	143	Y98	-610.700	
99 Y56 841.700 350.000 146 Y101 -709.700 350.000 100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000	97	Y54	907.700	350.000	144	Y 99	-643.700	350.000
100 Y57 808.700 350.000 147 Y102 -742.700 350.000 101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000			874.700	350.000	145	Y100	-676.700	
101 Y58 775.700 350.000 148 Y103 -775.700 350.000 102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 158 Y113 -1105.700 350.000	99	Y56	841.700	350.000	146	Y101	-709.700	350.000
102 Y59 742.700 350.000 149 Y104 -808.700 350.000 103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000	100	Y57	808.700	350.000	147	Y102	-742.700	350.000
103 Y60 709.700 350.000 150 Y105 -841.700 350.000 104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 158 Y112 -1072.700 350.000 111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000	101	Y58	775.700	350.000	148	Y103	-775.700	350.000
104 Y61 676.700 350.000 151 Y106 -874.700 350.000 105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 157 Y112 -1072.700 350.000 111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000	102	Y59	742.700	350.000	149	Y104	-808.700	350.000
105 Y62 643.700 350.000 152 Y107 -907.700 350.000 106 Y63 610.700 350.000 153 Y108 -940.700 350.000 107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 157 Y112 -1072.700 350.000 111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000	103	Y60	709.700	350.000	150	Y105	-841.700	350.000
106 Y63 610.700 350.000 153 Y108 -940.700 350.000 107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 157 Y112 -1072.700 350.000 111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000	104	Y61	676.700	350.000	151	Y106	-874.700	350.000
107 Y64 577.700 350.000 154 Y109 -973.700 350.000 108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 157 Y112 -1072.700 350.000 111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000	105	Y62	643.700	350.000	152	Y107	-907.700	350.000
108 Y65 544.700 350.000 155 Y110 -1006.700 350.000 109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 157 Y112 -1072.700 350.000 111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000	106	Y63	610.700	350.000	153		-940.700	350.000
109 Y66 511.700 350.000 156 Y111 -1039.700 350.000 110 Y67 478.700 350.000 157 Y112 -1072.700 350.000 111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000		Y64	577.700	350.000		Y109	-973.700	350.000
110 Y67 478.700 350.000 157 Y112 -1072.700 350.000 111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000	108	Y65	544.700	350.000	155	Y110	-1006.700	350.000
111 Y68 445.700 350.000 158 Y113 -1105.700 350.000 112 Y69 412.700 350.000 159 Y114 -1138.700 350.000		Y66	511.700	350.000	156	Y111	-1039.700	350.000
112 Y69 412.700 350.000 159 Y114 -1138.700 350.000		Y67	478.700	350.000	157	Y112	-1072.700	350.000
		Y68	445.700	350.000	158	Y113	-1105.700	
113 Y70 379.700 350.000 160 Y115 -1171.700 350.000	112	Y69	412.700	350.000	159	Y114	-1138.700	350.000
	113	Y70	379.700	350.000	160	Y115	-1171.700	350.000



161	Y116	-1204.700	350.000	189	Y144	-2128.700	350.000
162	Y117	-1237.700	350.000	190	Y145	-2161.700	350.000
163	Y118	-1270.700	350.000	191	Y146	-2194.700	350.000
164	Y119	-1303.700	350.000	192	Y147	-2227.700	350.000
165	Y120	-1336.700	350.000	193	Y148	-2260.700	350.000
166	Y121	-1369.700	350.000	194	Y149	-2293.700	350.000
167	Y122	-1402.700	350.000	195	Y150	-2326.700	350.000
168	Y123	-1435.700	350.000	196	Y151	-2359.700	350.000
169	Y124	-1468.700	350.000	197	Y152	-2392.700	350.000
170	Y125	-1501.700	350.000	198	Y153	-2425.700	350.000
171	Y126	-1534.700	350.000	199	Y154	-2458.700	350.000
172	Y127	-1567.700	350.000	200	Y155	-2491.700	350.000
173	Y128	-1600.700	350.000	201	Y156	-2524.700	350.000
174	Y129	-1633.700	350.000	202	Y157	-2557.700	350.000
175	Y130	-1666.700	350.000	203	Y158	-2590.700	350.000
176	Y131	-1699.700	350.000	204	Y159	-2623.700	350.000
177	Y132	-1732.700	350.000	205	Y160	-2656.700	350.000
178	Y133	-1765.700	350.000	206	DUMMY	-2689.700	350.000
179	Y134	-1798.700	350.000	207	DUMMY	-2722.700	350.000
180	Y135	-1831.700	350.000	208	DUMMY	-2755.700	350.000
181	Y136	-1864.700	350.000	209	DUMMY	-2788.700	350.000
182	Y137	-1897.700	350.000	210	V_{0L}	-2857.500	350.000
183	Y138	-1930.700	350.000	211	V_{0L}	-2845.000	264.000
184	Y139	-1963.700	350.000	212	V_{0L}	-2845.000	214.500
185	Y140	-1996.700	350.000	213	V _{12L}	-2845.000	148.500
186	Y141	-2029.700	350.000	214	V_{34L}	-2845.000	82.500
187	Y142	-2062.700	350.000	215	V _{SS}	-2845.000	16.500
188	Y143	-2095.700	350.000				

12.1 Gold Bump size (unit: um)

Pad No.	X	Y	Area (um²)
1,33	87.00	112.00	9744.0000
6	59.75	42.90	2563.2750
7	80.70	42.40	3421.6800
2,32	99.00	42.40	4197.6000
3,4,30,31	81.30	42.30	3438.9900
5,8,9,12~16,21~24,27~29	88.70	42.40	3760.8800
10,25	100.20	42.40	4248.4800
11,26	88.55	42.40	3754.5200
17	43.30	44.40	1922.5200
18	52.85	37.85	2000.3725
19,20	34.65	57.75	2001.0375
40~209	18.00	122.00	2196.0000
38,211	112.00	18.00	2016.0000
39,210	87.00	122.00	10614.0000
34~37,212~215	112.00	51.00	5712.0000
M. C. T	_		045) 45 4 (1 00

Wafer Thickness = 480.0±20um, Bump pad height (pad 1~215) = 15um, strength=30g



13. APPLICATION NOTE(REFERENCE ONLY)

- 13.1 Adjust V1 and V4 voltage to keep the V0-V1 = V4-VSS relation to get better display quality. The (V0-V1)-(V4-VSS) value had better less than 100mV.
- 13.2 Add 0.1uF high frequency by-pass capacitor to filter the noise on V0~V4 to VSS.
- 13.3 When OP follower circuit is used, please be sure the OP power is higher than V0 at least 1.5V.
- 13.4 EIO1 and EIO2 is enable pin for driver, please pay attention to the distance to avoid noise when cascade function is used. Two chip connecting distance is as shorter as better.



14. REVISION

REVISION	DESCRIPTION	PAGE	DATE
0.10	First release	1-25	2005/8/4
0.11	Delete TCP information	1-25	2005/9/8
0.12	Add LGND definition, and re-define the pin function	1-25	2005/11/22
0.13	Modify suggestion resistor value for V0 and bond pad height to	21-22	2006/4/4
	18um.		
	Add alignment mark data and LCD Panel Layout Example.		
0.14	Modify LCD panel layout example S/C of COM to connect to	21	2006/5/23
	LGND, and add the ITO resistor value suggestion.		
0.15	Modify the center of pad coordinate to the IC center.	22-24	2006/5/30
0.16	Modify the Bump pad height and add wafer thickness.	24	2006/6/7
0.17	Modify all Vss for logic setting pins to LGND	21-24	2006/7/21
0.18	Modify Description of LGND	1-25	2006/7/21
0.19	Change Sitronix Logo and Modify description of LGND for	1-25	2006/7/21
	COM mode		
0.20	Modify arrangement	1-25	2006/8/3
0.21	Modify Chip size and thickness with scribe line	15,22,24	2006/10/26
	Modify "ABSOLUTE MAXIMUM RATINGS" max value		
	Modify "Output resistance" test condition		
0.22	Modify all the data about absolute max voltage and recommend max	2,16-18	2007/5/25
	voltage		
0.23	Modify the ITO resistor value suggestion	21,26	2008/5/05
	Add application note		000011015
0.24	Modify LCD Panel Layout Example	21	2009/10/01

The above information is the exclusive intellectual property of Sitronix Technology Corp. and shall not be disclosed, distributed or reproduced without permission from Sitronix.