

ST7625

# 65K Color Dot Matrix LCD Controller/Driver

# 1. INTRODUCTION

The ST7625 is a driver & controller LSI for 65K color graphic dot-matrix liquid crystal display systems. It generates 306 Segment and 96 Common driver circuits. This chip is connected directly to a microprocessor, accepts Serial Peripheral Interface (SPI) or 8-bit/16-bit parallel display data and stores in an on-chip display data RAM. It performs display data RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains power supply circuits necessary to drive liquid crystal, it is possible to make a display system with the fewest components.

# 2. FEATURES

# **Driver Output Circuits**

♦ 306 Segment Outputs / 96 Common Outputs

#### **Applicable Duty Ratios**

- Various Partial Display
- ◆ Partial Window Moving & Data Scrolling

#### **Gray-Scale Display**

- ♦ 4FRC & 31 PWM function circuit to display
- ♦ 64 gray-scale display
- ◆ Support 8 color mode (Idle mode)

#### **On-chip Display Data RAM**

◆ Capacity: 102 x 96 x 16 =156,672 bits

### Color support by Interface

- ◆ 256 color mode, (RGB)=(332) mode
- ♦ 4K color mode, (RGB)=(444) mode
- ♦ 65K color mode, (RGB)=(565) mode
- ◆ Truncated 262K color mode, (RGB)=(666) mode
- ◆ Truncated 16M color mode, (RGB)=(888) mode

#### **Microprocessor Interface**

- 8/16-bit parallel bi-directional interface with 6800-series or 8080-series
- ♦ 4-line serial interface

♦ 3-line (9-bits) serial interface

#### **On-chip Low Power Analog Circuit**

- ♦ On-chip Oscillator Circuit
- On-chip Voltage Converter (x2, x3, x4, x5, x6, x7, X8)
   with internal booster capacitors.
- Extremely Few Outsider Components. (Required outsider components: Three Capacitors)
- ♦ On-chip Voltage Regulator
- ♦ On-chip Electronic Contrast Control Function
- ♦ Voltage Follower (LCD bias: 1/5~1/12)

# **Operating Voltage Range**

- ◆ Supply Digital Voltage (VDD, VDD1): 1.65 to 3.0V
- Supply Analog Voltage (VDD2, VDD3, VDD4, VDD5):
   2.4 to 3.3V
- ◆ LCD Driving Voltage (VOP = V0 VSS): Max to 18V

#### LCD Driving Voltage (OTP)

 Contrast Adjustment Value is stored in the Built-In OTP-ROM for better display quality.

#### LCD Driving setting suggestion

♦ VOP = 11V, BIAS=1/9. (VDD=2.8V)


# Package Type


Application for COG

ST7625-G3	Chip thickness=400um	ST	
ST7625-G4	Chip thickness=300um	=	
Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.			

Ver 1.3 1/169 2007/08/23

# 3. ST7625 Pad Arrangement (COG)





# 4. Pad Center Coordinates

PAD	PIN Name	Х	Υ
No.	i ili ilailie	^	•
001	COM[58]	-4861.75	320.50
002	COM[56]	-4861.75	293.50
003	COM[54]	-4861.75	266.50
004	COM[52]	-4861.75	239.50
005	COM[50]	-4861.75	212.50
006	COM[48]	-4861.75	185.50
007	COM[46]	-4861.75	158.50
800	COM[44]	-4861.75	131.50
009	COM[42]	-4861.75	104.50
010	COM[40]	-4861.75	77.50
011	COM[38]	-4861.75	50.50
012	COM[36]	-4861.75	23.50
013	COM[34]	-4861.75	-3.50
014	COM[32]	-4861.75	-30.50
015	COM[30]	-4861.75	-57.50
016	COM[28]	-4861.75	-84.50
017	COM[26]	-4861.75	-111.50
018	COM[24]	-4861.75	-138.50
019	COM[22]	-4861.75	-165.50
020	COM[20]	-4861.75	-192.50
021	COM[18]	-4861.75	-219.50
022	COM[16]	-4861.75	-246.50
023	COM[14]	-4861.75	-273.50
024	COM[12]	-4861.75	-300.50
025	COM[10]	-4861.75	-327.50
026	COM[8]	-4684.02	-306.75
027	COM[6]	-4657.02	-306.75
028	COM[4]	-4630.02	-306.75
029	COM[2]	-4603.02	-306.75
030	COM[0]	-4576.02	-306.75
031	VPP	-4424.71	-329.50
032	VPP	-4344.71	-329.50
033	VDD	-4264.71	-329.50

PAD	DIN Nome	X	v
No.	PIN Name	<b>X</b>	Y
034	CL	-4184.71	-329.50
035	CLS	-4104.71	-329.50
036	VSS	-4024.71	-329.50
037	VDD	-3944.71	-329.50
038	A0	-3864.71	-329.50
039	RW_WR	-3784.71	-329.50
040	D0	-3704.71	-329.50
041	D1	-3624.71	-329.50
042	D2	-3544.71	-329.50
043	D3	-3464.71	-329.50
044	D4	-3384.71	-329.50
045	D5	-3304.71	-329.50
046	D6	-3224.71	-329.50
047	D7	-3144.71	-329.50
048	D8	-3064.71	-329.50
049	D9	-2984.71	-329.50
050	D10	-2904.71	-329.50
051	D11	-2824.71	-329.50
052	D12	-2744.71	-329.50
053	D13	-2664.71	-329.50
054	D14	-2584.71	-329.50
055	D15	-2504.71	-329.50
056	VSS	-2424.71	-329.50
057	VDD	-2344.71	-329.50
058	E_RD	-2264.71	-329.50
059	/RST	-2184.71	-329.50
060	CSEL	-2104.71	-329.50
061	IF1	-2024.71	-329.50
062	IF2	-1944.71	-329.50
063	IF3	-1864.71	-329.50
064	VSS	-1784.71	-329.50
065	VDD	-1704.71	-329.50
066	/CS	-1624.71	-329.50

PAD				PAD			
No.	PIN Name	X	Y	No.	PIN Name	X	Y
067	TCAP	-1544.71	-329.50	102	VDD5	1255.29	-329.50
068	VDD	-1464.71	-329.50	103	VDD5	1335.29	-329.50
069	VDD	-1384.71	-329.50	104	VDD5	1415.29	-329.50
070	VDD	-1304.71	-329.50	105	VDD5	1495.29	-329.50
071	VDD	-1224.71	-329.50	106	VDD2	1575.29	-329.50
072	VDD1	-1144.71	-329.50	107	VDD2	1655.29	-329.50
073	VDD1	-1064.71	-329.50	108	VDD2	1735.29	-329.50
074	VSS1	-984.71	-329.50	109	VDD2	1815.29	-329.50
075	VSS1	-904.71	-329.50	110	VDD2	1895.29	-329.50
076	VSS	-824.71	-329.50	111	VDD2	1975.29	-329.50
077	VSS	-744.71	-329.50	112	VDD2	2055.29	-329.50
078	VSS	-664.71	-329.50	113	VDD2	2135.29	-329.50
079	VSS	-584.71	-329.50	114	VDD2	2215.29	-329.50
080	VSS2	-504.71	-329.50	115	VDD2	2295.29	-329.50
081	VSS2	-424.71	-329.50	116	Vm	2375.29	-329.50
082	VSS2	-344.71	-329.50	117	VREF	2455.29	-329.50
083	VSS2	-264.71	-329.50	118	V0IN	2535.29	-329.50
084	VSS2	-184.71	-329.50	119	V0IN	2615.29	-329.50
085	VSS2	-104.71	-329.50	120	VOIN	2695.29	-329.50
086	VSS2	-24.71	-329.50	121	VOIN	2775.29	-329.50
087	VSS2	55.29	-329.50	122	V0S	2855.29	-329.50
088	VSS2	135.29	-329.50	123	V0OUT	2935.29	-329.50
089	VSS2	215.29	-329.50	124	V0OUT	3015.29	-329.50
090	VSS2	295.29	-329.50	125	XV0OUT	3095.29	-329.50
091	VSS2	375.29	-329.50	126	XV0OUT	3175.29	-329.50
092	VSS4	455.29	-329.50	127	XV0S	3255.29	-329.50
093	VSS4	535.29	-329.50	128	XV0IN	3335.29	-329.50
094	VDD3	615.29	-329.50	129	XV0IN	3415.29	-329.50
095	VDD3	695.29	-329.50	130	XV0IN	3495.29	-329.50
096	VDD4	775.29	-329.50	131	XV0IN	3575.29	-329.50
097	VDD4	855.29	-329.50	132	VgOUT	3655.29	-329.50
098	VDD5	935.29	-329.50	133	VgOUT	3735.29	-329.50
099	VDD5	1015.29	-329.50	134	VgS	3815.29	-329.50
100	VDD5	1095.29	-329.50	135	VgIN	3895.29	-329.50
101	VDD5	1175.29	-329.50	136	VgIN	3975.29	-329.50

PAD	DIN N		W	PAD	DIN N		
No.	PIN Name	X	Y	No.	PIN Name	X	Y
137	VgIN	4055.29	-329.50	172	COM[59]	4861.75	320.50
138	VgIN	4135.29	-329.50	173	COM[61]	4684.02	306.75
139	VgIN	4215.29	-329.50	174	COM[63]	4657.02	306.75
140	VgIN	4295.29	-329.50	175	COM[65]	4630.02	306.75
141	VgIN	4375.29	-329.50	176	COM[67]	4603.02	306.75
142	VgIN	4455.29	-329.50	177	COM[69]	4576.02	306.75
143	COM[1]	4576.02	-306.75	178	COM[71]	4549.02	306.75
144	COM[3]	4603.02	-306.75	179	COM[73]	4522.02	306.75
145	COM[5]	4630.02	-306.75	180	COM[75]	4495.02	306.75
146	COM[7]	4657.02	-306.75	181	COM[77]	4468.02	306.75
147	COM[9]	4684.02	-306.75	182	COM[79]	4441.02	306.75
148	COM[11]	4861.75	-327.50	183	COM[81]	4414.02	306.75
149	COM[13]	4861.75	-300.50	184	COM[83]	4387.02	306.75
150	COM[15]	4861.75	-273.50	185	COM[85]	4360.02	306.75
151	COM[17]	4861.75	-246.50	186	COM[87]	4333.02	306.75
152	COM[19]	4861.75	-219.50	187	COM[89]	4306.02	306.75
153	COM[21]	4861.75	-192.50	188	COM[91]	4279.02	306.75
154	COM[23]	4861.75	-165.50	189	COM[93]	4252.02	306.75
155	COM[25]	4861.75	-138.50	190	COM[95]	4225.02	306.75
156	COM[27]	4861.75	-111.50	191	SEG[305]	4117.50	306.75
157	COM[29]	4861.75	-84.50	192	SEG[304]	4090.50	306.75
158	COM[31]	4861.75	-57.50	193	SEG[303]	4063.50	306.75
159	COM[33]	4861.75	-30.50	194	SEG[302]	4036.50	306.75
160	COM[35]	4861.75	-3.50	195	SEG[301]	4009.50	306.75
161	COM[37]	4861.75	23.50	196	SEG[300]	3982.50	306.75
162	COM[39]	4861.75	50.50	197	SEG[299]	3955.50	306.75
163	COM[41]	4861.75	77.50	198	SEG[298]	3928.50	306.75
164	COM[43]	4861.75	104.50	199	SEG[297]	3901.50	306.75
165	COM[45]	4861.75	131.50	200	SEG[296]	3874.50	306.75
166	COM[47]	4861.75	158.50	201	SEG[295]	3847.50	306.75
167	COM[49]	4861.75	185.50	202	SEG[294]	3820.50	306.75
168	COM[51]	4861.75	212.50	203	SEG[293]	3793.50	306.75
169	COM[53]	4861.75	239.50	204	SEG[292]	3766.50	306.75
170	COM[55]	4861.75	266.50	205	SEG[291]	3739.50	306.75
171	COM[57]	4861.75	293.50	206	SEG[290]	3712.50	306.75

PAD				1 [	PAD		
No.	PIN Name	X	Y		No.	PIN Name	X
207	SEG[289]	3685.50	306.75		242	SEG[254]	2740.50
208	SEG[288]	3658.50	306.75		243	SEG[253]	2713.50
209	SEG[287]	3631.50	306.75		244	SEG[252]	2686.50
210	SEG[286]	3604.50	306.75		245	SEG[251]	2659.50
211	SEG[285]	3577.50	306.75		246	SEG[250]	2632.50
212	SEG[284]	3550.50	306.75		247	SEG[249]	2605.50
213	SEG[283]	3523.50	306.75		248	SEG[248]	2578.50
214	SEG[282]	3496.50	306.75		249	SEG[247]	2551.50
215	SEG[281]	3469.50	306.75		250	SEG[246]	2524.50
216	SEG[280]	3442.50	306.75		251	SEG[245]	2497.50
217	SEG[279]	3415.50	306.75		252	SEG[244]	2470.50
218	SEG[278]	3388.50	306.75		253	SEG[243]	2443.50
219	SEG[277]	3361.50	306.75		254	SEG[242]	2416.50
220	SEG[276]	3334.50	306.75		255	SEG[241]	2389.50
221	SEG[275]	3307.50	306.75		256	SEG[240]	2362.50
222	SEG[274]	3280.50	306.75		257	SEG[239]	2335.50
223	SEG[273]	3253.50	306.75		258	SEG[238]	2308.50
224	SEG[272]	3226.50	306.75		259	SEG[237]	2281.50
225	SEG[271]	3199.50	306.75		260	SEG[236]	2254.50
226	SEG[270]	3172.50	306.75		261	SEG[235]	2227.50
227	SEG[269]	3145.50	306.75		262	SEG[234]	2200.50
228	SEG[268]	3118.50	306.75		263	SEG[233]	2173.50
229	SEG[267]	3091.50	306.75		264	SEG[232]	2146.50
230	SEG[266]	3064.50	306.75		265	SEG[231]	2119.50
231	SEG[265]	3037.50	306.75		266	SEG[230]	2092.50
232	SEG[264]	3010.50	306.75		267	SEG[229]	2065.50
233	SEG[263]	2983.50	306.75		268	SEG[228]	2038.50
234	SEG[262]	2956.50	306.75		269	SEG[227]	2011.50
235	SEG[261]	2929.50	306.75		270	SEG[226]	1984.50
236	SEG[260]	2902.50	306.75		271	SEG[225]	1957.50
237	SEG[259]	2875.50	306.75		272	SEG[224]	1930.50
238	SEG[258]	2848.50	306.75		273	SEG[223]	1903.50
239	SEG[257]	2821.50	306.75		274	SEG[222]	1876.50
240	SEG[256]	2794.50	306.75		275	SEG[221]	1849.50
241	SEG[255]	2767.50	306.75		276	SEG[220]	1822.50

Υ

306.75

306.75 306.75

306.75

306.75

306.75

306.75

306.75

306.75

306.75

306.75

306.75

306.75 306.75

306.75

306.75 306.75

306.75

306.75

306.75

306.75

306.75

306.75

306.75

306.75

306.75 306.75

306.75 306.75

306.75

306.75

306.75

306.75

306.75

306.75

PAD	PIN Name	Х	Y	PAD	PIN Name	Х	Υ
<b>No.</b> 277	SEG[219]	1795.50	306.75	<b>No.</b> 312	SEG[184]	850.50	306.75
278	SEG[218]	1768.50	306.75	313	SEG[183]	823.50	306.75
279	SEG[217]	1741.50	306.75	314	SEG[182]	796.50	306.75
H + + + + + + + + + + + + + + + + + + +							
280	SEG[216]	1714.50	306.75	315	SEG[181]	769.50	306.75
281	SEG[215]	1687.50	306.75	316	SEG[180]	742.50	306.75
282	SEG[214]	1660.50	306.75	317	SEG[179]	715.50	306.75
283	SEG[213]	1633.50	306.75	318	SEG[178]	688.50	306.75
284	SEG[212]	1606.50	306.75	319	SEG[177]	661.50	306.75
285	SEG[211]	1579.50	306.75	320	SEG[176]	634.50	306.75
286	SEG[210]	1552.50	306.75	321	SEG[175]	607.50	306.75
287	SEG[209]	1525.50	306.75	322	SEG[174]	580.50	306.75
288	SEG[208]	1498.50	306.75	323	SEG[173]	553.50	306.75
289	SEG[207]	1471.50	306.75	324	SEG[172]	526.50	306.75
290	SEG[206]	1444.50	306.75	325	SEG[171]	499.50	306.75
291	SEG[205]	1417.50	306.75	326	SEG[170]	472.50	306.75
292	SEG[204]	1390.50	306.75	327	SEG[169]	445.50	306.75
293	SEG[203]	1363.50	306.75	328	SEG[168]	418.50	306.75
294	SEG[202]	1336.50	306.75	329	SEG[167]	391.50	306.75
295	SEG[201]	1309.50	306.75	330	SEG[166]	364.50	306.75
296	SEG[200]	1282.50	306.75	331	SEG[165]	337.50	306.75
297	SEG[199]	1255.50	306.75	332	SEG[164]	310.50	306.75
298	SEG[198]	1228.50	306.75	333	SEG[163]	283.50	306.75
299	SEG[197]	1201.50	306.75	334	SEG[162]	256.50	306.75
300	SEG[196]	1174.50	306.75	335	SEG[161]	229.50	306.75
301	SEG[195]	1147.50	306.75	336	SEG[160]	202.50	306.75
302	SEG[194]	1120.50	306.75	337	SEG[159]	175.50	306.75
303	SEG[193]	1093.50	306.75	338	SEG[158]	148.50	306.75
304	SEG[192]	1066.50	306.75	339	SEG[157]	121.50	306.75
305	SEG[191]	1039.50	306.75	340	SEG[156]	94.50	306.75
306	SEG[190]	1012.50	306.75	341	SEG[155]	67.50	306.75
307	SEG[189]	985.50	306.75	342	SEG[154]	40.50	306.75
308	SEG[188]	958.50	306.75	343	SEG[153]	13.50	306.75
309	SEG[187]	931.50	306.75	344	SEG[152]	-13.50	306.75
310	SEG[186]	904.50	306.75	345	SEG[151]	-40.50	306.75
311	SEG[185]	877.50	306.75	346	SEG[150]	-67.50	306.75

PAD			
No.	PIN Name	X	Y
347	SEG[149]	-94.50	306.75
348	SEG[148]	-121.50	306.75
349	SEG[147]	-148.50	306.75
350	SEG[146]	-175.50	306.75
351	SEG[145]	-202.50	306.75
352	SEG[144]	-229.50	306.75
353	SEG[143]	-256.50	306.75
354	SEG[142]	-283.50	306.75
355	SEG[141]	-310.50	306.75
356	SEG[140]	-337.50	306.75
357	SEG[139]	-364.50	306.75
358	SEG[138]	-391.50	306.75
359	SEG[137]	-418.50	306.75
360	SEG[136]	-445.50	306.75
361	SEG[135]	-472.50	306.75
362	SEG[134]	-499.50	306.75
363	SEG[133]	-526.50	306.75
364	SEG[132]	-553.50	306.75
365	SEG[131]	-580.50	306.75
366	SEG[130]	-607.50	306.75
367	SEG[129]	-634.50	306.75
368	SEG[128]	-661.50	306.75
369	SEG[127]	-688.50	306.75
370	SEG[126]	-715.50	306.75
371	SEG[125]	-742.50	306.75
372	SEG[124]	-769.50	306.75
373	SEG[123]	-796.50	306.75
374	SEG[122]	-823.50	306.75
375	SEG[121]	-850.50	306.75
376	SEG[120]	-877.50	306.75
377	SEG[119]	-904.50	306.75
378	SEG[118]	-931.50	306.75
379	SEG[117]	-958.50	306.75
380	SEG[116]	-985.50	306.75
381	SEG[115]	-1012.50	306.75


<b>D</b> 4 D			
PAD	PIN Name	X	Υ
No.			
382	SEG[114]	-1039.50	306.75
383	SEG[113]	-1066.50	306.75
384	SEG[112]	-1093.50	306.75
385	SEG[111]	-1120.50	306.75
386	SEG[110]	-1147.50	306.75
387	SEG[109]	-1174.50	306.75
388	SEG[108]	-1201.50	306.75
389	SEG[107]	-1228.50	306.75
390	SEG[106]	-1255.50	306.75
391	SEG[105]	-1282.50	306.75
392	SEG[104]	-1309.50	306.75
393	SEG[103]	-1336.50	306.75
394	SEG[102]	-1363.50	306.75
395	SEG[101]	-1390.50	306.75
396	SEG[100]	-1417.50	306.75
397	SEG[99]	-1444.50	306.75
398	SEG[98]	-1471.50	306.75
399	SEG[97]	-1498.50	306.75
400	SEG[96]	-1525.50	306.75
401	SEG[95]	-1552.50	306.75
402	SEG[94]	-1579.50	306.75
403	SEG[93]	-1606.50	306.75
404	SEG[92]	-1633.50	306.75
405	SEG[91]	-1660.50	306.75
406	SEG[90]	-1687.50	306.75
407	SEG[89]	-1714.50	306.75
408	SEG[88]	-1741.50	306.75
409	SEG[87]	-1768.50	306.75
410	SEG[86]	-1795.50	306.75
411	SEG[85]	-1822.50	306.75
412	SEG[84]	-1849.50	306.75
413	SEG[83]	-1876.50	306.75
414	SEG[82]	-1903.50	306.75
415	SEG[81]	-1930.50	306.75
416	SEG[80]	-1957.50	306.75

PAD	DIM N			PAD
No.	PIN Name	X	Y	No.
417	SEG[79]	-1984.50	306.75	452
418	SEG[78]	-2011.50	306.75	453
419	SEG[77]	-2038.50	306.75	454
420	SEG[76]	-2065.50	306.75	455
421	SEG[75]	-2092.50	306.75	456
422	SEG[74]	-2119.50	306.75	457
423	SEG[73]	-2146.50	306.75	458
424	SEG[72]	-2173.50	306.75	459
425	SEG[71]	-2200.50	306.75	460
426	SEG[70]	-2227.50	306.75	461
427	SEG[69]	-2254.50	306.75	462
428	SEG[68]	-2281.50	306.75	463
429	SEG[67]	-2308.50	306.75	464
430	SEG[66]	-2335.50	306.75	465
431	SEG[65]	-2362.50	306.75	466
432	SEG[64]	-2389.50	306.75	467
433	SEG[63]	-2416.50	306.75	468
434	SEG[62]	-2443.50	306.75	469
435	SEG[61]	-2470.50	306.75	470
436	SEG[60]	-2497.50	306.75	471
437	SEG[59]	-2524.50	306.75	472
438	SEG[58]	-2551.50	306.75	473
439	SEG[57]	-2578.50	306.75	474
440	SEG[56]	-2605.50	306.75	475
441	SEG[55]	-2632.50	306.75	476
442	SEG[54]	-2659.50	306.75	477
443	SEG[53]	-2686.50	306.75	478
444	SEG[52]	-2713.50	306.75	479
445	SEG[51]	-2740.50	306.75	480
446	SEG[50]	-2767.50	306.75	481
447	SEG[49]	-2794.50	306.75	482
448	SEG[48]	-2821.50	306.75	483
449	SEG[47]	-2848.50	306.75	484
450	SEG[46]	-2875.50	306.75	485
451	SEG[45]	-2902.50	306.75	486

PAD	DIN Name	v	V	
No.	PIN Name	X	Y	
452	SEG[44]	-2929.50	306.75	
453	SEG[43]	-2956.50	306.75	
454	SEG[42]	-2983.50	306.75	
455	SEG[41]	-3010.50	306.75	
456	SEG[40]	-3037.50	306.75	
457	SEG[39]	-3064.50	306.75	
458	SEG[38]	-3091.50	306.75	
459	SEG[37]	-3118.50	306.75	
460	SEG[36]	-3145.50	306.75	
461	SEG[35]	-3172.50	306.75	
462	SEG[34]	-3199.50	306.75	
463	SEG[33]	-3226.50	306.75	
464	SEG[32]	-3253.50	306.75	
465	SEG[31]	-3280.50	306.75	
466	SEG[30]	-3307.50	306.75	
467	SEG[29]	-3334.50	306.75	
468	SEG[28]	-3361.50	306.75	
469	SEG[27]	-3388.50	306.75	
470	SEG[26]	-3415.50	306.75	
471	SEG[25]	-3442.50	306.75	
472	SEG[24]	-3469.50	306.75	
473	SEG[23]	-3496.50	306.75	
474	SEG[22]	-3523.50	306.75	
475	SEG[21]	-3550.50	306.75	
476	SEG[20]	-3577.50	306.75	
477	SEG[19]	-3604.50	306.75	
478	SEG[18]	-3631.50	306.75	
479	SEG[17]	-3658.50	306.75	
480	SEG[16]	-3685.50	306.75	
481	SEG[15]	-3712.50	306.75	
482	SEG[14]	-3739.50	306.75	
483	SEG[13]	-3766.50	306.75	
484	SEG[12]	-3793.50	306.75	
485	SEG[11]	-3820.50	306.75	
486	SEG[10]	-3847.50	306.75	

PAD	DIN Nome	v	V
No.	PIN Name	X	Y
487	SEG[9]	-3874.50	306.75
488	SEG[8]	-3901.50	306.75
489	SEG[7]	-3928.50	306.75
490	SEG[6]	-3955.50	306.75
491	SEG[5]	-3982.50	306.75
492	SEG[4]	-4009.50	306.75
493	SEG[3]	-4036.50	306.75
494	SEG[2]	-4063.50	306.75
495	SEG[1]	-4090.50	306.75
496	SEG[0]	-4117.50	306.75
497	COM[94]	-4225.02	306.75
498	COM[92]	-4252.02	306.75
499	COM[90]	-4279.02	306.75
500	COM[88]	-4306.02	306.75
501	COM[86]	-4333.02	306.75
502	COM[84]	-4360.02	306.75
503	COM[82]	-4387.02	306.75
504	COM[80]	-4414.02	306.75
505	COM[78]	-4441.02	306.75
506	COM[76]	-4468.02	306.75
507	COM[74]	-4495.02	306.75
508	COM[72]	-4522.02	306.75
509	COM[70]	-4549.02	306.75
510	COM[68]	-4576.02	306.75
511	COM[66]	-4603.02	306.75
512	COM[64]	-4630.02	306.75
513	COM[62]	-4657.02	306.75
514	COM[60]	-4684.02	306.75

# 5. BLOCK DIAGRAM



# 6. PIN DESCRIPTION

# **6.1 POWER SUPPLY**

Name	I/O	Description
VDD	Supply	Power supply for logic circuit (Digital VDD 1.65V~3.0V)
VDD1	Supply	Power supply for OSC circuit (Digital VDD 1.65V~3.0V)
VDD2	Supply	Power supply for Booster Circuit (Analog VDD 2.4V~3.3V)
VDD3	Supply	Power supply for LCD. (Analog VDD 2.4V~3.3V)
VDD4	Supply	Power supply for LCD. (Analog VDD 2.4V~3.3V)
VDD5	Supply	Power supply for LCD. (Analog VDD 2.4V~3.3V)
VSS	Supply	Ground for logic circuit. Ground system should be connected together.
VSS1	Supply	Ground for OSC circuit. Ground system should be connected together.
VSS2	Supply	Ground for Booster Circuit. Ground system should be connected together.
VSS4	Supply	Ground for LCD. Ground system should be connected together.

# **6.2 LCD Power Supply Pins**

Name	I/O	Supply Pins		Description					
		Positive LCD driver	supply voltages.						
V0 <sub>OUT</sub>		V0 <sub>OUT</sub> is the output voltage of V0 generated by ST7625.							
V0 <sub>IN</sub>	I/O	V0 <sub>IN</sub> is the input pin	of power supply to	generate V0 voltage	e for LCD.				
V0s		V0s is the input pin	of power supply to	sense the V0 voltag	e.				
		V0 <sub>OUT</sub> · V0 <sub>IN</sub> & V0	$_{ extsf{S}}$ should be connec	ted together by FPC	C.				
		Negative LCD drive	r supply voltages.						
XV0 <sub>OUT</sub>		XV0 <sub>OUT</sub> is the outpu	t voltage of XV0 ge	nerated by ST7625.					
XV0 <sub>IN</sub>	I/O	XV0 <sub>IN</sub> is the input p	n of power supply t	o generate XV0 volt	age for LCD.				
XV0 <sub>S</sub>		XV0s is the input pi	n of power supply to	sense the XV0 vol	tage.				
		XV0 <sub>OUT</sub> \ XV0 <sub>IN</sub> &	XV0 <sub>S</sub> should be co	nnected together by	FPC.				
		Bias LCD driver supply voltages.							
		Vgout is the output	voltage of Vg gener	ated by ST7625.					
		Vg <sub>IN</sub> is the input pin	of power supply to	generate Vg voltage	e for LCD.				
		Vgs is the input pin	of power supply to	sense the Vg voltag	e.				
Vg <sub>оит</sub>		Vg <sub>OUT</sub> → Vg <sub>IN</sub> & Vg <sub>S</sub>	should be connected	ed together by FPC					
Vg <sub>IN</sub>	I/O	Vm is the I/O pin of	Vm is the I/O pin of LCD bias supply voltage						
Vgs	1/0	Voltages should ha	Voltages should have the following relationship;						
Vm		$V0 > Vg > Vm > VSS > XV0$ , $0.7V < Vm < VDDA-0.7V$ and $1.8V < Vg < 2 \times VDDA$ .							
		When the internal power circuit is active, these voltages are generated as following table according							
		to the state of LCD	bias.						
		LCD bias	Vg	Vm					
		1/N bias	(2/N) x V0	(1/N) x V0	NOTE: N = 5 to 12				

# **6.3 SYSTEM CONTROL**

Name	I/O	Description					
CLS		When using internal clock oscillator, connect CLS to VDD.					
CLS	ı	When using external clock oscillator, connect CLS to VSS.					
CI	1/0	When using internal clock oscillator, it's oscillator output.					
CL	I/O	When using external clock oscillator, it is clock input.					
CSEL	I	This pin should connect to VDD.					
TCAP	I/O	Test pin. Leave it open.					
VREF	0	Reference voltage output for monitor only. Leave it open.					
VDD	ı	When writing OTP, it needs external power supply voltage 7.5V~7.75V (>4 mA) input to write					
VPP	l I	successfully.					

# **6.4 MICROPROCESSOR INTERFACE**

Name	I/O	Description							
RST	I	Reset input pin, when RST is "L", initialization is executed.							
		Parallel / Serial	data i	nput sel	ect inpu	t			
			IF3	IF2	IF1	MPU interface type			
			Н	Н	Н	80 series 16-bit parallel			
			L	Н	Н	80 series 8-bit parallel			
IF[3:1]	1		L	L	Н	68 series 16-bit parallel			
			Н	Н	L	68 series 8-bit parallel			
			Н	L	L	9-bit serial (3 line)			
			L	L	L	8-bit serial (4 line)			
		Note					•		
		Refer to table 7	7.1.1 f	or detai	il serial	interface connections.			
		Chip select inpu	ıt pins						
/CS	I	Data / Instructio	Data / Instruction I/O is enabled only when /CS is "L". When chip select is non-active, D0 to D15						
		become high im	become high impedance.						
		Register select	input p	oin					
		A0 = "H": D0 to D15 or SI are display data							
A0	- 1	A0 = "L": D0 to	D15 o	r SI are	control	Command			
		In 3-line or 4-line	e inter	face this	s PIN is	define to SCL.			
		A0 pin is used to	o inpu	t serial o	clock wh	en the serial interface is selec	cted (SCL). (3 line and 4 line)		


		Read	d / Write execution of	control pin			
			MPU type	RW_WR	Description		
					Read / Write control input pin		
			6800-series	RW	R/W = "H" : read		
RW_WR	I				R/W = "L" : write		
					Write enable clock input pin		
			8080-series	WR	The data on D0 to D15 are latched at the rising edge of		
					the /WR signal.		
		Whe	n in the serial interf	ace, connec	t it to VDD.		
		Read	/ Write execution	control pin			
	ı	I	MPU Type	E_RD	Description		
			6800-series		Read / Write control input pin		
				Е	R/W = "H": When E is "H", D0 to D15 are in an output		
E_RD					status.		
					R/W = "L": The data on D0 to D15 are latched at the		
					falling edge of the E signal.		
			8080-series	/RD	Read enable clock input pin		
				,,,,	When /RD is "L", D0 to D15 are in an output status.		
		Whei	n in the serial interf	ace, connec	t it to VDD.		
		They	connect to the star	ndard 8-bit o	r 16 bit MPU bus via the 8/16 -bit bi-directional bus.		
		When the following interface is selected and the /CS pin is high, the following pins become high					
		impe					
D15 to D0	I/O	1. I	n 8-bit parallel: D1	5-D8 pins ar	e in the state of high impedance should connect to VDD.		
		2. I	n 3-line/4-line inter	face D0 pad	will be used for SI function (SI)		
		3. I	n 4-line interface D	1 pad will be	e used for A0 function		
4. In Serial interface: unsed pins are in the state of high impedance should connect							

# NOTE:

- 1. The MPU Interface (control bus and data bus) can not be left floating in any operation mode.
- 2. Unused pins should connect to VDD (Supply Digital Voltage).

# **6.5 LCD DRIVER OUTPUTS**

Name	I/O		Description						
		LCD s	segment driver out	tputs					
		The display data and the frame inversion signal control the output voltage of segment driver.							
			Diamley date	Frame Inversion	Segment driver output voltage				
SEG0 to SEG305			Display data	(Internal)	Normal display	Reverse display			
	0		Н	Н	Vg	VSS			
			Н	L	VSS	Vg			
EG303			L	Н	VSS	Vg			
			L	L	Vg	VSS			
			Sleep-	In mode	VSS	VSS			
			common driver out		ol the output voltage of	common driver.			
COM0				ata and M signal contr	n	common driver.			
COM0 to	0		nternal scanning d	Frame Inversion (Internal)	n Common driv	er output voltage			
to	0		scan data	Frame Inversion (Internal)	n Common driv	ver output voltage			
	0		Scan data  H	Frame Inversion (Internal)  H	n Common driv	ver output voltage  XV0  V0			
to	0		Scan data  H H	Frame Inversion (Internal)  H  L	n Common driv	ver output voltage  XV0  V0  Vm			
to	0		Scan data  H H L	Frame Inversion (Internal)  H	n Common driv	ver output voltage  XV0  V0			




#### ST7625 I/O PIN ITO Resister Limitation

Pin Name	ITO Resister
VDD, VDD1~VDD5, VSS,VSS1,VSS2,VSS4	<100Ω
$V0_{IN}, V0_{OUT}, V0_{S}, XV0_{IN}, XV0_{OUT}, XV0_{S}, Vg_{IN}, Vg_{OUT}, Vg_{S}, Vm$	<300Ω
VPP	<50Ω
A0, E_RD, RW_WR, /CS, D0D15, (SI), (SCL)	<1ΚΩ
/RST	<10ΚΩ
IF[3:1], CLS, CSEL	<1ΚΩ
TCAP, CL, VREF	Floating

#### NOTE:

- 1. Make sure that the ITO resistance of COM0 ~ COM69 is equal, and so is it of SEG0 ~ SEG293.
- These Limitations include the bottleneck of ITO layout.
- 2. To avoid the noise in different power system affect other power system, please separate different power source on ITO layout.
- 3. The V0, XV0 and Vg power circuits have output pins, input pins and a sensor input. To avoid the power noise affects the sensor of the power circuits. The trace should be separated by ITO and should be connected together by FPC.



# 7. FUNCTIONAL DESCRIPTION

# 7.1 MICROPROCESSOR INTERFACE

# **Chip Select Input**

/CS pin is chip selection. The ST7625 is active when /CS=L. In serial interface mode, the internal shift register and the counter are reset when /CS=H.

# 7.1.1 Selecting Parallel / Serial Interface

ST7625 has six types of interface with an MPU, which are two serial and four parallel interfaces. The parallel or serial interface is determined by IF pin as shown in Table 7.1.1.

Table 7.1.1 Parallel / Serial Interface Mode

I/	I/F Mode		I/F Description	Pin Assignment								
IF1	IF2	IF3	7F Description	/CS	A0	E_RD	RW_WR	D15 to D8	D7 to D2	D0	D1	
Н	Η	Н	80 serial 16-bit parallel	/CS	A0	/RD	/WR	D15 ~ D8	D7 ~ D2	D0	D1	
Н	Н	L	80 serial 8-bit parallel	/CS	A0	/RD	WR	1	D7 ~ D2	D0	D1	
Н	L	L	68 serial 16-bit parallel	/CS	A0	Е	R/W	D15 ~ D8	D7 ~ D2	D0	D1	
L	Н	Ι	68 serial 8-bit parallel	/CS	A0	Е	R/W	-	D7 ~ D2	D0	D1	
L	L	L	8-bit SPI mode (4 line)	/CS	SCL	-		1		SI	A0	
L	L	Η	9-bit SPI mode (3 line)	/CS	SCL	-		1		SI		

NOTE: When these pins are set to any other combination, A0, E\_RD and RW\_WR inputs are disabled and D0 to D15 are high impedance.

#### 7.1.2 8-bit or 16-bit Parallel Interface

The ST7625 identifies the type of the data bus signals according to the combination of A0, /RD (E) and /WR (W/R) signals, as shown in Table 7.1.2.

**Table 7.1.2 Parallel Data Transfer** 

Common	6800	-series	8080-series		Description
A0	R/W	E	/WR	/RD	Description
Н	Н	1	H ↓		Display data read out
Н	Н	1	H ↓		Register status read
L	L	<b>↓</b>	1	Н	Insturction write
Н	L	<b>↓</b>	↑ H		Display data write




Figure 7.1Parallel Data Transfer Example Chart

#### Relation between Data Bus and Gradation Data

The interface of ST7625 supports 256 color display,4096 color display, 65K color display, truncated 262K color display, and truncated 16M color display.

When using 256, 4096, 65K, 262K, and 16M color display; you can specify color for each of R, G, B using the palette function.

Use the command for switching between these modes.

# (1) 256 color input mode

#### 1. 8-bit interface

D7, D6, D5, D4, D3, D2, D1, D0: RRRGGGBB 1st writes

There is only 1 write operation for 1 pixel data.

The data of a single pixel is written in the display data RAM when the 1<sup>st</sup> write operation finishes.

#### 2. 16-bit interface

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: XXXXXXXXXRRRGGGBB 1st writes

There is only 1 write operation for 1 pixel data.

The data of a single pixel is written in the display data RAM when the 1<sup>st</sup> write operation finishes. "X" are ignored dummy bits.

#### (2) 4096-color display

# (1-1) Type A 4096 color display

#### 1. 8-bit interface

D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGG

1st writes

D7, D6, D5, D4, D3, D2, D1, D0: BBBBRRRR

2nd writes

D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB

3rd writes

There are 3 write operations for 2 pixel data.

The data of a single pixel is written in the display data RAM when the 2<sup>nd</sup> write operation finishes, and the 2<sup>nd</sup> pixel data is written in the display data RAM when the 3<sup>rd</sup> write operation finishes.

#### 2. 16-bit interface

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGGBBBBXXXX

There is only 1 write operation for 1 pixel data.

The data of a single pixel is written in the display data RAM when the 1<sup>st</sup> write operation finishes. "X" are ignored dummy bits.

### (1-2) Type B 4096 color display

#### 1. 8-bit interface

D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRRR 1st writes
D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB 2nd writes

There are 2 write operations for 1 pixel data.

The data of a single pixel is written in the display data RAM when the the 2<sup>nd</sup> write operation finishes. "X" are ignored dummy bits.

# 2. 16-bit interface

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRRGGGGBBBB

There is only 1 write operation for 1 pixel data.

The data of a single pixel is written in the display data RAM when the 1<sup>st</sup> write operation finishes. "X" are ignored dummy bits.

#### (3) 65K color input mode

#### 1. 8-bit interface

D7, D6, D5, D4, D3, D2, D1, D0: RRRRRGGG 1st writes
D7, D6, D5, D4, D3, D2, D1, D0: GGGBBBBB 2nd writes

There are 2 write operations for 1 pixel data.

The data of a single pixel is written in the display data RAM when the 2<sup>nd</sup> write operation finishes.

### 2. 16-bit interface

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRRGGGGGGBBBBB 1st writes

There is only 1 write operation for 1 pixel data.

The data of a single pixel is written in the display data RAM when the 1st write operation finishes.

#### (4) Truncated 262K color input mode

#### 1. 8-bit interface

D7, D6, D5, D4, D3, D2, D1, D0: RRRRRXX

1st writes

D7, D6, D5, D4, D3, D2, D1, D0: GGGGGGXX

2nd writes

D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBXX

3rd writes

The data of a single pixel is read after the third write operation as shown, and it is written in the display RAM.

#### 2. 16-bit interface

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRRXXGGGGGGXX 1st writes D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBXXXXXXXXXXXXXXXX 2nd writes The data of a single pixel is read after the second write operation as shown, and it is written in the display RAM.

#### (5) Truncated 16M color input mode

#### 1. 8-bit interface

D7, D6, D5, D4, D3, D2, D1, D0: RRRRRRR 1st writes
D7, D6, D5, D4, D3, D2, D1, D0: GGGGGGG 2nd writes
D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBBB 3rd writes

The data of a single pixel is read after the third write operation as shown, and it is written in the display RAM.

#### 2. 16-bit interface

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRRRRGGGGGGG 1st writes D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBBXXXXXXXXX 2nd writes The data of a single pixel is read after the second write operation as shown, and it is written in the display RAM.

<sup>&</sup>quot;X" is dummy bit, and it is ignored for display.

#### 7.1.3 8-bit and 9-bit Serial Interface


The 8-bit serial interface uses four pins /CS, SI, SCL, and A0 to enter commands and data. Meanwhile, the 9-bit serial interface uses three pins /CS, SI and SCL for the same purpose.

Data read is not available in the serial interface. Data entered must be 8 bits for each time.


The relation between gray-scale data and data bus in the serial input is the same as that in the 8-bit parallel interface mode at every gradation.

#### (1) 8-bit serial interface (4-line)


When entering data (parameters): A0= HIGH at the rising edge of the 8<sup>th</sup> SCL.



When entering command: A0= LOW at the rising edge of the 8<sup>th</sup> SCL




When entering reading command:




#### (2) 9-bit serial interface (3-line)


When entering data (parameters): SI= HIGH at the rising edge of the 1st SCL.



When entering command: SI= LOW at the rising edge of the 1st SCL.



When entering reading command:




- If /CS is set to HIGH while the 8 bits from D7 to D0 are entered, the data concerned is invalidate. Before entering succeeding sets of data, you must correctly input the data concerned again.
- In order to avoid data transfer error due to incoming noise, it is recommended to set /CS at HIGH on byte basis to initialize the serial-to-parallel conversion counter and the register
- When executing the command RAMWR, set /CS to HIGH after writing the last address. The internal shift register and the counter will reset when /CS =H.

#### 7.1.4 8-bit and 9-bit Serial Interface Data Color Coding

# 8-bit serial interface (4-line)

(1) R 3-bit, G 3-bit, B 2-bit, 256 colors


There is 1 pixel ( = 3 sub-pixels ) per byte.



Note: R2, G2, B1 are the most significant bits and R0, G0, B0 are the least significant bits.

(2) R 4-bit, G 4-bit, B 4-bit, 4,096 colors - Type A


There are 2 pixel ( = 3 sub-pixels ) per 3 byte.



Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

### (3) R 4-bit, G 4-bit, B 4-bit, 4,096 colors - Type B


There is 1 pixel ( = 3 sub-pixels ) per 2 bytes.



Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

# (4) R 5-bit, G 6-bit, B 5-bit, 65,536 colors


There is 1 pixel ( = 3 sub-pixels ) per 2 byte.



Note: R4, G5, B4 are the most significant bits and R0, G0, B0 are the least significant bits.

#### (5) R 6-bit, G 6-bit, B 6-bit, 262k colors


There is 1 pixel ( = 3 sub-pixels ) per 3 byte.



Note: R7, G7, B7 are the most significant bits and R2, G2, B2 are the least significant bits.

# (6) R 8-bit, G 8-bit, B 8-bit, 16M colors

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R0, G0, B0 are the least significant bits.

### 9-bit serial interface (3-line)

(1) R 3-bit, G 3-bit, B 2-bit, 256 colors


There is 1 pixel ( = 3 sub-pixels ) per byte.



Note: R2, G2, B1 are the most significant bits and R0, G0, B0 are the least significant bits.

# (2) R 4-bit, G 4-bit, B 4-bit, 4,096 colors - Type A


There are 2 pixel ( = 3 sub-pixels ) per 3 byte.



Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

#### (3) R 4-bit, G 4-bit, B 4-bit, 4,096 colors - Type B


There is 1 pixel ( = 3 sub-pixels ) per 2 bytes.



Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

# (4) R 5-bit, G 6-bit, B 5-bit, 65,536 colors


There is 1 pixel ( = 3 sub-pixels ) per 2 byte.



Note: R4, G5, B4 are the most significant bits and R0, G0, B0 are the least significant bits.

# (5) R 6-bit, G 6-bit, B 6-bit, 262k colors


There is 1 pixel ( = 3 sub-pixels ) per 3 byte.



Note: R7, G7, B7 are the most significant bits and R2, G2, B2 are the least significant bits.

#### (6) R 8-bit, G 8-bit, B 8-bit, 16M colors

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R0, G0, B0 are the least significant bits.

# 7.2 ACCESS TO DDRAM AND INTERNAL REGISTERS

ST7625 realizes high-speed data transfer because the access from MPU is a sort of pipeline processing done via the bus holder attached to the internal, requiring the cycle time alone without needing the wait time.

For example, when MPU writes data to the DDRAM, the data is once held by the bus holder and then written to the DDRAM before the succeeding write cycle is started. When MPU reads data from the DDRAM, the first read cycle is dummy and the bus holder holds the data read in the dummy cycle, and then it read from the bus holder to the system bus in the succeeding read cycle. Figure 7.2 illustrates these relations.

#### In 80-series interface mode:







Figure 7.2

# 7.3 DISPLAY DATA RAM (DDRAM)

# 7.3.1 DDRAM

It is 102 X 96 X 16 bits capacity RAM prepared for storing dot data. Refer to the following memory map for the RAM configuration.

# **Memory Map**



You can change position of R and B with MADCTR command.

#### 7.3.2 Address Counter

The address counter sets the addresses of the display data RAM for writing.

Data is written pixel into the RAM matrix of ST7625. The data for one pixel or two pixels is collected (RGB 5-6-5-bit), according to the data formats. As soon as this pixel-data information is complete, the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=101 (65hex) and Y=0 to Y=95 (5Fh). Addresses outside these ranges are not allowed.

Before writing to the RAM, a window must be defined into which will be written. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=101 (65h), YE=95 (5Fh).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (MV=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS). For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR" (see section "9.1.21"), define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Figure 7.3 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data must be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as below:

Condition	Column Counter	Row Counter
When RAMWR command is accepted	Return to "Start	Return to "Start
	Column (XS)"	Row (YS)"
Complete Pixel Read / Write action	Increment by 1	No change
The Column counter value is larger than "End Column (XE)"	Return to "Start Column (XS)"	Increment by 1
The Column counter value is larger than "End Column (XE)" and the Row counter value is larger than "End Row (YE)"	Return to "Start Column (XS)"	Return to "Start Row (YS)"




Figure 7.3
Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)

# ST7625

#### 7.3.3 I/O Buffer Circuit

It is the bi-directional buffer used when MPU reads or writes the DDRAM. Since MPU's read or write of DDRAM is performed independently from data output to the display data latch circuit, asynchronous access to the DDRAM when the LCD is turned on does not cause troubles such as flicking of the display images.

#### 7.3.4 Scroll Address Circuit

The circuit associates lines on DDRAM with COM output. ST7625 processes signals for the liquid crystal display on 1-line basis. Thus, when specifying a specific area in the area scroll display or partial display, you must designate it in line.


#### 7.3.5 Display data Latch Circuit

This circuit is used to temporarily hold display data to be output from the DDRAM to the SEG decoder circuit. Since display normal/inverse and display on/off commands are used to control data in the latch circuit alone, they do not modify data in the DDRAM.


#### 7.3.6 Normal Display On or Partial Mode On, Vertical Scroll Off

In this mode, contents of the frame memory within an area where column address is 00h to 65h and row address is 00h to 5Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column address, row address) = (0,0). Example 1) Normal Display On



Example2) Partial Display On: PSL[6:0] = 04h, PEL[6:0] = 5Eh, MADCTR (ML)=0



# 7.3.7 Vertical Scroll

#### **Rolling Scroll**

There is just one type of vertical scrolling, which is determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).





Figure 7.4 Rolling Scroll Definition

When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) =96. In this case, 'rolling' scrolling is applied as shown below. All the memory contents will be used.

Example1) Panel size=102 x 96, TFA =3, VSA=91, BFA=2, SSA=4, MADCTR (ML) =0: Rolling Scroll



Example2) Panel size=102 x 96, TFA =3, VSA=91, BFA=2, SSA=4, MADCTR (ML) =1: Rolling Scroll Scan Order SEG2 SEG3 SEG4 00h01h02h03h - - ov ow ox oy oz 96<sup>th</sup> 95 COMO 00 01 02 03 04 05 00 01 02 03 04 05 0V 0W 0X 0Y 0Z TFA 1W 1X 1Y 1Z 95<sup>th</sup> 94 10 11 12 13 14 COM1 10 11 12 13 1W 1X 1Y 1Z TFA 01h 2x 2y 2z 94<sup>th</sup> 93 COM2 WOW1 W2 02h 20 21 22 wxwy wz 3x 3y 3z 93<sup>th</sup> 92 4y 4z 92<sup>th</sup> 91 5y 5z 91<sup>th</sup> 90 30 31 32 COM3 20 21 22 03h 2X 2Y 2Z 3Y 3Z 04h 40 41 42 COM4 30 31 32 05h 50 51 52 COM5 40 41 4Y 4Z 102 x 96 102 x 96 x 16 bit VSA VSA **LCD Panel** Frame memory COM90 T0 T1 UY UZ 5<sup>th</sup> TY TZ 5Ah U0 U1 VX VY VZ \_4<sup>th</sup> : COM91 U0 U1 U2 5Bh V0 V1 V2 4 UX UY UZ SSA COM92 V0 V1 V2 wxwywz 68th 5Ch W0 W1 W2 3 vx vy vz 3<sup>rd</sup> 2<sup>nd</sup> XX XY XZ COM93 X0 X1 X2 5Dh X0 X1 X2 |xx|xy|xz 5Eh Y0 Y1 Y2 Y3 Y4 YWYX YY YZ COM94 Y0 Y1 Y2 Y3 Y4 YWYX YY YZ BFA BFA 5Fh Z0 Z1 Z2 Z3 Z4 Z5 ZV ZWZX ZY ZZ 0 COM95 ZO Z1 Z2 Z3 Z4 Z5 ZV ZW ZX ZY ZZ Scan Address

### **Vertical Scroll Example**


There are 2 types of vertical scrolling, which are determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

Case 1: TFA + VSA + BFA<96


N/A. Do not set TFA + VSA + BFA<96. In that case, unexpected picture will be shown.

Case 2: TFA + VSA + BFA=96 (Rolling Scrolling)

Example1) When MADCTR parameter ML="0", TFA=0, VSA=96, BFA=0 and VSCSAD=40.



Example2) When MADCTR parameter ML="1", TFA=10, VSA=86, BFA=0 and VSCSAD=30.



## 7.4 Gray-Scale Display

ST7625 incorporates a 4FRC & 31 PWM function circuit to display a 64 gray-scale display.

#### 7.5 Oscillation circuit

The on-chip oscillator can operate without using external resistor. When the internal oscillator is used, CLS must be connected to VDD. When the external oscillator is used, CL could be the input pin. This oscillator signal is used in the voltage converter and display timing generation circuit.

## 7.6 Display Timing Generator Circuit

This circuit generates some signals for displaying LCD. The display clock CL (internal), which is generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock and the display data latch circuit latches the 96-bits display data in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M), which enables the LCD driver to make an AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. The frame signal or the line signal changes the M by setting internal instruction. Driving waveform and internal timing signal are shown in Figure 7.5.




Figure 7.5 2-frame AC Driving Waveform (Duty Ratio: 1/96)




Figure 7.6 N-Line Inversion Driving Waveform (N=10, Duty Ratio=1/96)

#### 7.7 POWER LEVEL DEFINITION

#### 7.7.1 Power ON/OFF SEQUENCE

Definitation: VDDI=VDD & VDD1; VDDA=VDD2, VDD3, VDD4 & VDD5

During power off, if LCD is in the Sleep Out mode, VDDA and VDDI must be powered down minimum 120m sec after /RST has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDDA can be powered down minimum 0msec after /RST has been released.

/CS can be applied at any timing or can be permanently grounded. /RST has priority over /CS.


If /RST line is not held stable by host during Power On Sequence as defined in Sections case1 and case2, then it will be necessary to apply a Hardware Reset (/RST) after Host Power On Sequence is complete to ensure correct operation.

Otherwise function is not guaranteed.

The power on/off sequence is illustrated below:

## Case 1 - /RST line is held High or Unstable by Host at Power On


If /RST line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDDA and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

## Case 2 - /RST line is held Low by host at Power On

If /RST line is held Low (and stable) by the host during Power On, then the /RST must be held low for minimum 10µsec after both VDDA and VDDI have been applied.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

## ST7625

#### 7.7.2 Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

## 1. Normal Mode On (full display), Idle Mode Off, Sleep Out:

In this mode, the display is able to show maximum 65K colors.

### 2. Partial Mode On, Idle Mode Off, Sleep Out:

In this mode part of the display is used with maximum 65K colors.

#### 3. Normal Mode On (full display), Idle Mode On, Sleep Out:

In this mode, the full display area is used but with 8 colors.

#### 4. Partial Mode On, Idle Mode On, Sleep Out:

In this mode, part of the display is used but with 8 colors.

## 5. Sleep In Mode:


In this mode, the DC:DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with Digital VDD power supply. Contents of the memory are safe.

#### 6. Power Off Mode:

In this mode, both Analog VDD and Digital VDD are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

#### 7.7.3 POWER FLOW CHART FOR DIFFERENT POWER MODES




Note

1: There is not any abnormal visual effect when changing from one power mode to another power mode.

## 7.8 Liquid Crystal Driver Power Circuit

The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are controlled by power control instruction.



**DC/DC Booster Block Diagram** 

## 7.8.1 Voltage Regulator Circuits

SET V0 (Temperature = 24°C)

 $V0=a+{Vop[8:0] + VopOffset[8:0] + (EV[6:0]-3Fh)}xb$  (V)

Example:

Vop[8:0]=011010010

VopOffset[8:0]=000000011

EV[6:0]=0111111

V0=3.6 + { 210 + 3 + (63-63) } x 0.04 = 12.12 (V)

- a is a fixed constant value (seeTable 7.8.1).
- b is a fixed constant value (seeTable 7.8.1).
- Vop [8:0] is the programmed VOP value. The programming range for Vop[8:0] is 5 to 410 (019Ahex).
- The range of contrast is 128 steps for fine tuning VOP.

**Table 7.8.1** 

SYMBOL	VALUE	UNIT
а	3.6	V
b	0.04	V

The Vop [8:0] value must be in the V0 programming range as given in Figure 7.7. Evaluating V0 equation, values outside the programming range indicated in many result.V0 range is 3.6 ~18.




Figure 7.7 V0 programming range

As the programming range for the internally generated V0 voltage is above the limited V0 (18V), users have to ensure while

setting the VPR register and selecting the temperature compensation that under all conditions and including all tolerances that the V0 voltage remains below 18V.

## SET V0 with temperature compensation (Temperatue ≠ 24°C)

There are 16-line slope in each temperature steps and customer can select one line slope of temperature compensation coefficient for each temperature step. Each temperature step is 8°C. Please see Figure 7.8 as below.





Figure 7.8


In command TEMPSEL each MTx, where x=0, 1, 2,..., E, F, has a value between 0 and 15. MTx = 0 results in 0V increment on V0, MTx = 1 results in Mx=5mV increment, ..., MTx = 15 results in Mx=15x5mV=75mV increment. Note that each MTx individually corresponds to a temperature interval; The relations between Mx and V0 quantity due to temperature V0(T) are described in the equations shown as follows:

Temperature range	Equation V0(V) at temperature=T°C
-40°C ≦ T < -32°C	$V0(T) = V0(T_{24}) + (-32-T) \cdot M0 + (M1 + M2 + M3 + M4 + M5 + M6 + M7) \cdot 8$
-32°C ≦ T < -24°C	$V0(T) = V0(T_{24}) + (-24-T) \cdot M1 + (M2 + M3 + M4 + M5 + M6 + M7) \cdot 8$
-24°C ≦ T < -16°C	$V0(T) = V0(T_{24}) + (-16-T) \cdot M2 + (M3 + M4 + M5 + M6 + M7) \cdot 8$
-16°C ≦ T < -8°C	$V0(T) = V0(T_{24}) + (-8-T) \cdot M3 + (M4 + M5 + M6 + M7) \cdot 8$
-8°C ≤ T < 0°C	$V0(T) = V0(T_{24}) + (0-T) \cdot M4 + (M5 + M6 + M7) \cdot 8$
0°C ≦ T < 8°C	$V0(T) = V0(T_{24}) + (8-T) \cdot M5 + (M6 + M7) \cdot 8$
8°C ≦ T < 16°C	$V0(T) = V0(T_{24}) + (16-T) \cdot M6 + M7 \cdot 8$
16°C ≦ T < 24°C	$V0(T) = V0(T_{24}) + (24-T) \cdot M7$
24°C ≦ T < 32°C	$V0(T) = V0(T_{24}) - (T-24) \cdot M8$
32°C ≦ T < 40°C	$V0(T) = V0(T_{24}) - (T-32) \cdot M9 - M8 \cdot 8$
40°C ≦ T < 48°C	$V0(T) = V0(T_{24}) - (T-40) \cdot M10 - (M9 + M8) \cdot 8$
48°C ≤ T < 56°C	$V0(T) = V0(T_{24}) - (T-48) \cdot M11 - (M10 + M9 + M8) \cdot 8$
56°C ≦ T < 64°C	$V0(T) = V0(T_{24}) - (T-56) \cdot M12 - (M11 + M10 + M9 + M8) \cdot 8$
64°C ≦ T < 72°C	$V0(T) = V0(T_{24}) - (T-64) \cdot M13 - (M12 + M11 + M10 + M9 + M8) \cdot 8$
72°C ≦ T < 80°C	$V0(T) = V0(T_{24}) - (T-72) \cdot M14 - (M13 + M12 + M11 + M10 + M9 + M8) \cdot 8$
80°C ≦ T < 88°C	$V0(T) = V0(T_{24}) - (T-80) \cdot M15 - (M14 + M13 + M12 + M11 + M10 + M9 + M8) \cdot 8$




## Setting example for default TC curve

	Command									
0xF4										
Data										
1 <sup>st</sup> : 0xFF	2 <sup>nd</sup> : 0x36									
3 <sup>rd</sup> : 0x04	4 <sup>th</sup> : 0x00									
5 <sup>th</sup> : 0x33	6 <sup>th</sup> : 0x42									
7 <sup>th</sup> : 0xC4	8 <sup>th</sup> : 0x59									




## Setting example for TC curve=-0.04%

	Command									
	0xF4									
Data										
1 <sup>st</sup> : 0x11	2 <sup>nd</sup> : 0x11									
3 <sup>rd</sup> : 0x11	4 <sup>th</sup> : 0x11									
5 <sup>th</sup> : 0x11	6 <sup>th</sup> : 0x11									
7 <sup>th</sup> : 0x11	8 <sup>th</sup> : 0x11									




## Setting example for TC curve=-0.08%

	Command								
	0xF4								
Data									
1 <sup>st</sup> : 0x22	2 <sup>nd</sup> : 0x22								
3 <sup>rd</sup> : 0x22	4 <sup>th</sup> : 0x22								
5 <sup>th</sup> : 0x22	6 <sup>th</sup> : 0x22								
7 <sup>th</sup> : 0x22	8 <sup>th</sup> : 0x22								



## Setting example for TC curve = -0.12%

	Command								
0xF4									
Data									
1 <sup>st</sup> : 0x33	2 <sup>nd</sup> : 0x33								
3 <sup>rd</sup> : 0x33	4 <sup>th</sup> : 0x33								
5 <sup>th</sup> : 0x33	6 <sup>th</sup> : 0x33								
7 <sup>th</sup> : 0x33	8 <sup>th</sup> : 0x33								



#### V0 fine tuning

ST7625 has 2 commands for fine tuning V0. These commands are VopOfsetInc and VopOfsetDec. When writing VopOfsetInc into IC for each time, V0 would increase 40mV; when writing VopOfsetDec into IC for each time, V0 would decrease 40mV.

Example:

Vop[8:0]=011010010

Vopoffset[8:0]=000000011

EV[6:0]=0111111

VopOfsetInc x2

 $\rightarrow$  V0=3.6 + { 210 +3+ (63-63) } x 0.04 + 0.04x2 =12.2 (V)

## 7.8.2 Voltage Follower Circuits

There is a built-in voltage follower circuits in ST7625 for generating Vg and Vm. These voltages are decided by bias ratio selection circuitry which is set by users with software code. The selection of 1/5 to 1/12 bias ratios can match the optimum display performance of LCD panel. Bias driving rule is listed below:

LCD bias	Vg	Vm
1/N bias	(2/N) x V0	(1/N) x V0

N=5 to 12

#### 7.8.3 OTP Setting Flow

**OTP Setting Flow** 

ST7625 provide the Write and Read function to write the Electronic Control value and Built-in resistance ratio into and read them from the built-in OTP. Using the Write and Read functions, you can store these values appropriate to each LCD panel. This function is very convenient for user in setting from some different panel's voltage. But using this function must attention the setting procedure. Please see the following diagram.




Figure 7.9 V0 value control for different modules by loading OTP offset

Note1: This setting flow is used for LCM assembler.

Note2: OTP shouldn't be written without preceding loading correctly from OTP to avoid some errors during IC operation.

 $Note 3: When \textit{ writing value to OTP}, \textit{ the voltage of VPP must be within 7.5V} \\ \text{$\sim$7.75V}; \textit{ the current of lvpp must be more than 4 mA}.$ 

Note4: If the OTP is exposed to a high temperature for hours, data in the memory cell may probably be lost before the data retention guarantee period. To retain data in the memory cell, keep the memory cell below  $90\,^{\circ}$ . The data retention guarantee period is specified including the retention period.

### 7.8.4 Frquency Temperature Gradient Compensation Coefficient

ST7625 will auto-switch frame rate on different temperature shown in Figure 7.10. TA, TB and TC are frame rate switching temperatures which can be defined by customer with command TMPRNG. FA, FB, FC and FD are switched frame rate which also can be defined by customer with command FRMSEL. The frame rate range is from 37.5Hz to 170Hz.

When the temperature is in increasing state, frame rate changes to the higher step at TA/TB/TC+TH( $^{\circ}$ C). When the temperature is in decreasing state, frame rate changes to the lower step at TA/TB/TC. For example: TC=10 $^{\circ}$ C and TH=5 $^{\circ}$ C, FC switches to FD at 15 $^{\circ}$ C but FD switches to FC at 10 $^{\circ}$ C. Please take Figure 7.10for reference.




Figure 7.10

# 8. RESET value

	1	1	
Item	After Power On	After Software Reset	After Hardware Reset
Frame memory (RAM data)	Random	No Change	No Change
Sleep In/Out	In	In	In
Display mode (normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
All Pixel Off mode	Disable	Disable	Disable
All Pixel On mode	Disable	Disable	Disable
Contrast (EV)	3Fh	3Fh	3Fh
Display On/Off	Display Off	Display Off	Display Off
Column: Start Address (XS)	00h	00h	00h
Column: End Address (XE)	65h	65h	65h
Row: Start Address (YS)	00h	00h	00h
Row: End Address (YE)	5Fh	5Fh	5Fh
Partial: Start Address (PS)	00h	00h	00h
Partial: End Address (PE)	5Fh	5Fh	5Fh
Scroll: Top Fixed Area (TFA)	00h	00h	00h
Scroll: Scroll Area (VSA)	65h	65h	65h
Scroll: Bottom Fixed Area (BFA)	00h	00h	00h
Memory Data Access Control MY/MX/MV/ML/RGB)	0/0/0/0/0	No Change	0/0/0/0/0
Scroll Start Address (SSA)	00h	00h	00h
Idle Mode On/Off	Off	Off	Off
Interface Color Pixel Format (P)	05h (16Bit/Pixel)	No change	05h (16Bit/Pixel)
Drive Duty	5Fh	5Fh	5Fh
First Common	00h	00h	00h
FOSC Divider	No division	No division	No division
Common scan direction	0→47, 48→95	0→47, 48→95	0→47, 48→95
Vop	0D2h	0D2h	0D2h
Bias	1/9 Bias	1/9 Bias	1/9 Bias
Booster setting	8x	8x	8x
Booster Efficiency	01	01	01
Vg source	From 2VDD2	From 2VDD2	From 2VDD2
EPCTIN	0	0	0
OTP selection	Disable	Disable	Disable
Frame Frequency in Normal Color (FA/FB/FC/FD)	46Hz/61.5Hz/72/Hz/77Hz	46Hz/61.5Hz/72/Hz/77Hz	46Hz/61.5Hz/72/Hz/77Hz
Temperature Range (TA/TB/TC)	-10℃/0℃/10℃	-10℃/0℃/10℃	-10℃/0℃/10℃
Temperature Hysteresis (TH for frame rate)	5℃	5℃	5℃
TEMPSEL	0 mV/°C	0 mV/℃	0 mV/°C
l .	1	1	1

# 9. INSTRUCTIONS

# 9.1 INSTRUCTION table

Comi	mand Table-	1												
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
(00h)	NOP	0	1	0	0	0	0	0	0	0	0	0	No Operation	9.1.1
(01h)	SWRESET	0	1	0	0	0	0	0	0	0	0	1	Software reset	9.1.2
(09h)	RDDST	0	1	0	0	0	0	0	1	0	0	1	Read Display Status	9.1.3
•		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	ST31	ST30	ST29	ST28	ST27	ST26	ST25	ST24	(D31-D24)	
-		1	0	1	ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16	(D23-D16)	
-		1	0	1	ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8	(D15-D8)	
-		1	0	1	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0	(D7-D0)	
(10h)	SLPIN	0	1	0	0	0	0	1	0	0	0	0	Sleep in & booster off	9.1.4
(11h)	SLPOUT	0	1	0	0	0	0	1	0	0	0	1	Sleep out & booster on	9.1.5
(12h)	PTLON	0	1	0	0	0	0	1	0	0	1	0	Partial mode on	9.1.6
(13h)	NORON	0	1	0	0	0	0	1	0	0	1	1	Partial off (Normal)	9.1.7
(20h)	INVOFF	0	1	0	0	0	1	0	0	0	0	0	Display inversion off (normal)	9.1.8
(21h)	INVON	0	1	0	0	0	1	0	0	0	0	1	Display inversion on	9.1.9
(22h)	APOFF	0	1	0	0	0	1	0	0	0	1	0	All pixel off (Only for test purpose)	9.1.10
(23h)	APON	0	1	0	0	0	1	0	0	0	1	1	All pixel on (Only for test purpose)	9.1.1
(25h)	WRCNTR	0	1	0	0	0	1	0	0	1	0	1	Write contrast	9.1.12
-		1	1	0	0	EV6	EV5	EV4	EV3	EV2	EV1	EV0	EV = 0 to 127	
(28h)	DISPOFF	0	1	0	0	0	1	0	1	0	0	0	Display off	9.1.13
(29h)	DISPON	0	1	0	0	0	1	0	1	0	0	1	Display on	9.1.14
(2Ah)	CASET	0	1	0	0	0	1	0	1	0	1	0	Column address set	9.1.1
		1	1	0	0	XS6	XS5	XS4	XS3	XS2	XS1	XS0	X_ADR start: 0≦XS≦65h	
		1	1	0	0	XE6	XE5	XE4	XE3	XE2	XE1	XE0	X_ADR end: XS≦XE ≦65h	
(2Bh)	RASET	0	1	0	0	0	1	0	1	0	1	1	Row address set	9.1.10
		1	1	0	0	YS6	YS5	YS4	YS3	YS2	YS1	YS0	Y_ADR start: 0≦YS≦5Fh	
		1	1	0	0	YE6	YE5	YE4	YE3	YE2	YE1	YE0	Y_ADR end: YS≦YE≦5Fh	
(2Ch)	RAMWR	0	1	0	0	0	1	0	1	1	0	0	Memory write	9.1.1
		1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data	

## ST7625

(2Eh)	RAMRD	0	1	0	0	0	1	0	1	1	1	0	Memory Read	9.1.18
		1	1	0	-	-	-	-	-	-	-	-	Dummy read	
		1	1	0	D7	D6	D5	D4	D3	D2	D1	D0		
(30h)	PTLAR	0	1	0	0	0	1	1	0	0	0	0	Partial Area	9.1.19
		1	1	0		PS6	PS5	PS4	PS3	PS2	PS1	PS0		
		1	1	0		PE6	PE5	PE4	PE3	PE2	PE1	PE0		
(33h)	SCRLAR	0	1	0	0	0	1	1	0	0	1	1	Scroll Area	9.1.20
-		1	1	0	0	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	TFA= 0~95	
-		1	1	0	0	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	VSA= 0~95	
-		1	1	0	0	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	BFA= 0~95	
(36h)	MADCTR	0	1	0	0	0	1	1	0	1	1	0	Memory data access control	9.1.21
-		1	1	0	MY	MX	MV	ML	RGB	-	-	-	-	
(37h)	VSCSAD	0	1	0	0	0	1	1	0	1	1	1	Scroll start address of RAM	9.1.22
		1	1	0	0	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	SSA = 0~95	
(38h)	IDMOFF	0	1	0	0	0	1	1	1	0	0	0	Idle mode off	9.1.23
(39h)	IDMON	0	1	0	0	0	1	1	1	0	0	1	Idle mode on	9.1.24
(3Ah)	COLMOD	0	1	0	0	0	1	1	1	0	1	0	Interface pixel format	9.1.25
-		1	1	0	-	-	-	-	-	P2	P1	P0	Interface format	

Note 1: Commands 10H, 12H, 13H, 20H, 21H, 25H, 28H, 29H, 30H, 36H (Bit ML only), 38H and 39H are updated during V-sync when Module is in Sleep Out Mode to avoid abnormal visual effects.

During Sleep In mode, these commands are updated immediately.

Read status (09H) is updated immediately both in Sleep In mode and Sleep Out mode.

Comm	and Table-2	?												
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
(B0h)	DutySet	0	1	0	1	0	1	1	0	0	0	0	Display Duty setting	9.1.26
		1	1	0	0	Du6	Du5	Du4	Du3	Du2	Du1	Du0		
(B1h)	FirstCom	0	1	0	1	0	1	1	0	0	0	1	First Com. Page address	9.1.27
		1	1	0		F6	F5	F4	F3	F2	F1	F0		
(B3h)	OscDiv	0	1	0	1	0	1	1	0	0	1	1	FOSC divider	9.1.28
		1	1	0	-	-	-	-	-	-	CLD1	CLD0		
(B5h)	NLInvSet	0	1	0	1	0	1	1	0	1	0	1	N-line control	9.1.29
		1	1	0	М	N6	N5	N4	N3	N2	N1	N0		
(B7h)	SEGScanDir	0	1	0	1	0	1	1	0	1	1	1	Seg Scan Direction for Glass layout	9.1.30
		1	1	0	0	SMX	0	0	SBGR	0	0	0		
(B8h)	Rmwln	0	1	0	1	0	1	1	1	0	0	0	read modify write control IN	9.1.31
(B9h)	RmwOut	0	1	0	1	0	1	1	1	0	0	1	read modify write control Out	9.1.32
(C0h)	VopSet	0	1	0	1	1	0	0	0	0	0	0	Vop setting	9.1.33
		1	1	0	Vop7	Vop6	Vop5	Vop4	Vop3	Vop2	Vop1	Vop0		
		1	1	0	-	-	-	-	-	-	-	Vop8		
(C1h)	VopOfsetInc	0	1	0	1	1	0	0	0	0	0	1	+40mv/setp	9.1.34
(C2h)	VopOfsetDec	0	1	0	1	1	0	0	0	0	1	0	-40mv/setp	9.1.35
(C3h)	BiasSel	0	1	0	1	1	0	0	0	0	1	1	Bias selection	9.1.36
		1	1	0	-	-	-	-	-	Bias2	Bias1	Bias0		
(C4h)	BstBmpXSel	0	1	0	1	1	0	0	0	1	0	0	Booster setting	9.1.37
		1	1	0	-	-	-	-	-	BST2	BST 1	BST0		
(C5h)	BstEffSel	0	1	0	1	1	0	0	0	1	0	1	Booster efficiency selection	9.1.38
		1	1	0	-	-	ı	-	-	-	BTF1	BTF0		
(C7h)	VopOffset	0	1	0	1	1	0	0	0	1	1	1	Vop offset fuse bit adjust	9.1.39
		1	1	0	VOS7	VOS6	VOS5	VOS4	VOS3	VOS2	VOS1	VOS0		
		1	1	0	-	ı	-	-	-	-	-	VOS8		
(CBh)	VgSorcSel	0	1	0	1	1	0	0	1	0	1	1	FVg with Booster x2 control	9.1.40
		1	1	0	-	-	-	-	-	-	-	2BT0		

	(D0h)	ANASET	0	1	0	1	1	0	1	0	0	0	0	Analog circuit setting	9.1.41
(D7h) AutoLoadSet 0 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1	(DUII)	ANASET											-	Analog circuit setting	9.1.41
			1	1	U	U	U	U	1	1	1	U	1		
(DEh)   RDTstStatus	(D7h)	AutoLoadSet	0	1	0	1	1	0	1	0	1	1	1		9.1.42
1 0 1 Dummy Read			1	1	0	0	0	0	ARD	1	1	1	1		
1 0 1 1 RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 OTP read control	(DEh)	RDTstStatus	0	1	0	1	1	0	1	1	1	1	0	Read IC status	9.1.43
(E6h)   EPCTIN   0			1	0	1	-	-	-	-	-	-	-	-	Dummy Read	
			1	0	1	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	OTP read control	
E1h	(E0h)	EPCTIN	0	1	0	1	1	1	0	0	0	0	0	Control OTP WR/RD	9.1.44
(E2h)         EPMWR         0         1         0         1         1         1         0         0         1         0         Write to OTP         9.1.4           (E3h)         EPMRD         0         1         0         1         1         1         0         0         1         1         1         Read from OTP         9.1.4           (E4h)         OTPSEL         0         1         0         1         1         0         0         1         0         0         Select OTP         9.1.4           (E5h)         ROMSET         0         1         0         1         1         0         0         1         0			1	1	0	0	0	EWR	0	0	0	0	0	OTP ROM Write Control	
(E3h)         EPMRD         0         1         0         1         1         1         0         0         0         1         1         Read from OTP         9.1.4           (E4h)         OTPSEL         0         1         0         1         1         1         0         0         1         0         0         Select OTP         9.1.4           (E5h)         ROMSET         0         1         0         1         1         0         0         1         0         0         0           (EBh)         ROMSET         0         1         0         0         0         0         0         1         0         0         1         0         0         1         0<	(E1h)	EPCTOUT	0	1	0	1	1	1	0	0	0	0	1	OTP control cancel	9.1.45
(E4h) OTPSEL 0 1 0 1 1 1 1 0 0 1 1 0 0 1 0 0 Select OTP 91.4  (E5h) ROMSET 0 1 0 1 1 1 1 0 0 0 1 0 1 Programmable rom setting 91.4  (E5h) ROMSET 0 1 0 1 1 1 1 0 0 0 1 1 0 1 Programmable rom setting 91.4  (EBh) HPMSET 0 1 0 1 1 1 1 0 0 1 0 1 1 High power mode setting 91.5  (F0h) FRMSEL 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(E2h)	EPMWR	0	1	0	1	1	1	0	0	0	1	0	Write to OTP	9.1.46
1	(E3h)	EPMRD	0	1	0	1	1	1	0	0	0	1	1	Read from OTP	9.1.47
(E5h) ROMSET 0 1 0 1 1 1 1 0 0 1 0 1 Programmable rom setting 9.1.4  (E8h) HPMSET 0 1 0 1 1 1 1 1 0 1 0 1 1 1 High power mode setting 9.1.4  (E9h) HPMSET 0 1 0 1 1 1 1 1 0 1 0 1 1 1 High power mode setting 9.1.4  (F0h) FRMSEL 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(E4h)	OTPSEL	0	1	0	1	1	1	0	0	1	0	0	Select OTP	9.1.48
1			1	1	0	MS1	MS0	0	1	1	0	0	0		
(FBh) HPMSET 0 1 0 1 1 1 1 0 1 0 1 1 High power mode setting 9.1.3    1	(E5h)	ROMSET	0	1	0	1	1	1	0	0	1	0	1	Programmable rom setting	9.1.49
1			1	1	0	0	0	0	0	1	0	0	1		
1	(EBh)	HPMSET	0	1	0	1	1	1	0	1	0	1	1	High power mode setting	9.1.50
(Foh)         FRMSEL         0         1         0         1         1         1         1         0         0         0         Frame Freq. in Temp range A,B,C and D         9.1.3           Image: Problem of the color of the col			1	1	0	0	0	0	0	0	0	0	1		
(F0h)         FRMSEL         0         1         0         1         1         1         1         0         0         0         0         A,B,C and D           1         1         1         0         -         -         -         DIVA         FA3         FA2         FA1         FA0           1         1         1         0         -         -         DIVB         FB3         FB2         FB1         FB0           1         1         0         -         -         DIVC         FC3         FC2         FC1         FC0           1         1         0         -         -         DIVD         FD3         FD2         FD1         FD0           (F1h)         FRM8SEL         0         1         1         1         1         0         0         0         1         Frame Freq. in Temp range A,B,C and D (idle)           (F1h)         FRM8SEL         0         1         1         1         1         0         0         0         1         Frame Freq. in Temp range A,B,C and D (idle)           1         1         0         -         -         -         F8A4         F8A3         F8A2         F8			1	1	0	0	0	0	0	0	0	0	0		
1	(F0h)	FRMSEL	0	1	0	1	1	1	1	0	0	0	0		9.1.51
1			1	1	0	-	-	-	DIVA	FA3	FA2	FA1	FA0		
1			1	1	0	-	-	-	DIVB	FB3	FB2	FB1	FB0		
(F1h)         FRM8SEL         0         1         0         1         1         1         1         0         0         0         1         Frame Freq. in Temp range A,B, C and D (idle)         9.1.8           1         1         1         0         -         -         -         F8A4         F8A3         F8A2         F8A1         F8A0         -         -         -         F8B4         F8B3         F8B2         F8B1         F8B0         -         -         -         F8C4         F8C3         F8C2         F8C1         F8C0         -         -         -         F8D4         F8D3         F8D2         F8D1         F8D0         -         -         -         -         F8D4         F8D3         F8D2         F8D1         F8D0         -         -         -         -         F8D4         F8D3         F8D2         F8D1         F8D0         -         -         -			1	1	0	-	-	-	DIVC	FC3	FC2	FC1	FC0		
(F1h)         FRM8SEL         0         1         0         1         1         1         1         0         0         0         1         A,B,C and D (idle)           1         1         1         0         -         -         F8A4         F8A3         F8A2         F8A1         F8A0           1         1         0         -         -         -         F8B4         F8B3         F8B2         F8B1         F8B0           1         1         0         -         -         -         F8C4         F8C3         F8C2         F8C1         F8C0           1         1         0         -         -         -         F8D4         F8D3         F8D2         F8D1         F8D0           (F2h)         TMPRNG         0         1         0         1         1         1         0         0         1         0         Temp range A,B and C         9.1.9           1         1         0         -         TA6         TA5         TA4         TA3         TA2         TA1         TA0			1	1	0	-	-	-	DIVD	FD3	FD2	FD1	FD0		
1 1 0 F8B4 F8B3 F8B2 F8B1 F8B0	(F1h)	FRM8SEL	0	1	0	1	1	1	1	0	0	0	1		9.1.52
1 1 0 F8C4 F8C3 F8C2 F8C1 F8C0  1 1 0 F8D4 F8D3 F8D2 F8D1 F8D0  (F2h) TMPRNG 0 1 0 1 1 1 1 0 0 1 0 Temp range A,B and C 9.1.9			1	1	0	-	-	-	F8A4	F8A3	F8A2	F8A1	F8A0		
1   1   0   -   -   F8D4   F8D3   F8D2   F8D1   F8D0			1	1	0	-	-	-	F8B4	F8B3	F8B2	F8B1	F8B0		
(F2h)         TMPRNG         0         1         0         1         1         1         1         0         0         1         0         Temp range A,B and C         9.1.6           1         1         0         -         TA6         TA5         TA4         TA3         TA2         TA1         TA0			1	1	0	-	-	-	F8C4	F8C3	F8C2	F8C1	F8C0		
1 1 0 - TA6 TA5 TA4 TA3 TA2 TA1 TA0			1	1	0	-	-	-	F8D4	F8D3	F8D2	F8D1	F8D0		
	(F2h)	TMPRNG	0	1	0	1	1	1	1	0	0	1	0	Temp range A,B and C	9.1.53
1 1 0 - TB6 TB5 TB4 TB3 TB2 TB1 TB0			1	1	0	-	TA6	TA5	TA4	TA3	TA2	TA1	TA0		
			1	1	0	-	TB6	TB5	TB4	TB3	TB2	TB1	TB0		
1 1 0 - TC6 TC5 TC4 TC3 TC2 TC1 TC0			1	1	0	-	TC6	TC5	TC4	TC3	TC2	TC1	TC0		

(F2l-)	TMDLIVC	0	4	^	4	4	4	4	0	0			I hystografia yedha aat	0.4.54
(F3h)	TMPHYS	0	1	0	1	1	1	1	0	0	1	1	Hysteresis value set	9.1.54
		1	1	0	-	-	-	-	TH3	TH2	TH1	TH0		
(F4h)	TEMPSEL	0	1	0	1	1	1	1	0	1	0	0	TEMPSEL	9.1.55
		1	1	0	MT13	MT12	MT11	MT10	MT03	MT02	MT01	MT00		
		1	1	0	MT33	MT32	MT31	MT30	MT23	MT22	MT21	MT20		
		1	1	0	MT53	MT52	MT51	MT50	MT43	MT42	MT41	MT40		
		1	1	0	MT73	MT72	MT71	MT70	MT63	MT62	MT61	MT60		
		1	1	0	MT93	MT92	MT91	MT90	MT83	MT82	MT81	MT80		
		1	1	0	МТВ3	MTB2	MTB1	MTB0	MTA3	MTA2	MTA1	MTA0		
		1	1	0	MTD3	MTD2	MTD1	MTD0	МТС3	MTC2	MTC1	MTC0		
		1	1	0	MTF3	MTF2	MTF1	MTF0	MTE3	MTE2	MTE1	MTE0		
(F7h)	THYS	0	1	0	1	1	1	1	0	1	1	1	Temperature detection threshold	9.1.56
					THYS									
		1	1	0	7	6	5	4	3	2	1	0		
(F9h)	Frame Set	0	1	0	1	1	1	1	1	0	0	1	Set Frame1 RGB value	9.1.57
		1	1	0	-	-	-	P14	P13	P12	P11	P10		
		1	1	0	-	-	-	P24	P23	P22	P21	P20		
		:	:	:	:	:	:	:	:	:	:	:		
		1	1	0	-	-	-	P154	P153	P152	P151	P150		
		1	1	0	-	-	-	P164	P163	P162	P161	P160		

# **ST7625**

# 9.1.1 NOP(00H)

Command	AO	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NOP	0	1	0	0	0	0	0	0	0	0	0	(00h)
Parameter	No Parameter											

Description	This command is empty command. It does not have effect on the display module. However it can be used to terminate RAM data write as described in RAMWR (Memory Write) and parameter write commands.								
Restriction	-								
Register	Status	Availability							
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes							
-	Normal Mode On, Idle Mode On, Sleep Out	Yes							
	Partial Mode On, Idle Mode Off, Sleep Out	Yes							
	Partial Mode On, Idle Mode On, Sleep Out	Yes							
	Sleep In	Yes							
Default									
	Status	Default Value							
	Power On Sequence	I/A							
	S/W Reset N	I/A							
	H/W Reset N	J/A							
Flow Chart	-								

# 9.1.2 SWRESET: Software Reset (01H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SWRESET	0	1	0	0	0	0	0	0	0	0	1	(01h)
Parameter	No Parameter											

Description	When the Software Reset command is written, commands and parameters to their S/W Reset common outputs are set to Vm (display off: bla command description)  Note: The Frame Memory contents are not affective to the set of	t default values and all segment & ank display). (See default tables in each
Restriction	It will be necessary to wait 5msec before send reset. The display module loads all display sup registers during 5msec. If Software Reset is an necessary to wait 120msec before sending Sle Software Reset command cannot be sent during the s	ing new command following software oplier's factory default values to the oplied during Sleep Out mode, it will be eep Out command.  ng Sleep Out sequence.
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Availability Yes Yes Yes Yes Yes Yes Yes
Default		efault Value A A
Flow Chart	SWRESET  Command  Parameter  Whole blank screen  Set Command s to S/W Default Value  Action  Sleep In Mode  Sequential transter	

# 9.1.3 RDDST: Read Display Status (09H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDST	0	1	0	0	0	0	0	1	0	0	1	(09h)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	ST31	ST30	ST29	ST28	ST27	ST26	ST25	ST24	-
3rd parameter	1	0	1	ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16	-
4th parameter	1	0	1	ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8	-
5ւհ parameter	1	0	1	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0	-

NOTE: "-" Don't care


NOTE: "-" Don'	t care			
Description			tatus of the display as described in the tab	le below:
	Bit	Description	Value	ĺ
	ST31	Booster Voltage Status	"1"=Booster on, "0"=off	ĺ
	ST30	Row Address Order (MY)	"1"=Decrement, "0"=Increment	Í
	ST29	Column Address Order (MX)	"1"=Decrement, "0"=Increment	ı
	ST28	Row/Column Order (MV)	"1"= Row/column exchange (MV=1) "0"= Normal (MV=0)	
	ST27	Scan Address Order (ML)	"1"=Decrement, "0"=Increment	ĺ
	ST26	RGB/BGR Order (RGB)	"1"=BGR, "0"=RGB	ĺ
	ST25	Not Used	"0"	ı
	ST24	Not Used	"0"	ı
	ST23	Not Used	"0"	ı
	ST22	Interface Color Pixel Format	"010" = 8-bit / pixel,	1
	ST21	Definition	"011" = 12-bit / pixel type A	l
	ST20		"100" = 12-bit / pixel type B	l
			"101" = 16-bit / pixel, "110" = 18-bit / pixel,	ĺ
			"111" = 24-bit / pixel	ĺ
	ST19	Idle Mode On/Off	"1" = On, "0" = Off	l
	ST18	Partial Mode On/Off	"1" = On, "0" = Off	ı
	ST17	Sleep In/Out	"1" = Out, "0" = In	ı
	ST16	Display Normal Mode On/Off	"1" = Normal Display, "0" = Partial Display	ı
	ST15	Vertical Scrolling Status	"1" = Scroll on, "0" = Scroll off	ı
	ST14	Not Used	"O"	ı
	ST13	Inversion Status	"1" = On, "0" = Off	ı
	ST12	All Pixels On	"1" = mode On, "0" = mode Off	ı
	ST11	All Pixels Off	"1" = mode On, "0" = mode Off	ı
	ST10	Display On/Off	"1" = On, "0" = Off	1
	ST9	Internal Use		1
	ST8	Not Used	"0"	1
	ST7	Not Used	"0"	ı
	ST6	Not Used	"0"	ı
	ST5	Internal Use		1
	ST4	Not Used	"0"	1
	ST3	Not Used	"0"	1
	ST2	Not Used	"0"	1
	ST1	Not Used	"0"	1
	ST0	Not Used	"0"	1

Restriction				
Register	Status		Availability	
Availability	Normal Mode On, Idle Mode		Yes	
	Normal Mode On, Idle Mode		Yes	
	Partial Mode On, Idle Mode 0		Yes	
	Partial Mode On, Idle Mode (	On, Sleep Out	Yes	
	Sleep In		Yes	
Default	Status	Default Value	e (ST31 to ST0)	
	Power On Sequence	0000 0000_0	0101 0001_0000 (	0000_0000 0000
	S/W Reset	0xxx xx00_0	xxx 0001_0000 00	000_0000 0000
	H/W Reset		0101 0001_0000 (	
Flow Chart				
o onait	Serial I/F Mode	Parallel I/F	Mode	
				$\Gamma 1$
	Read 09h	Read 09h		Legend I
	<b>↓</b>			Command
		/		•
	/ Dummy /	Dummy		/
	/ Clock /	Read		Parameter /
			/	
				:/ <b> </b>
	<b>↓</b>	<b>\</b>		
		/		Display
	/ Send 2nd /	Send 2nd		
	/ parameter /	parameter		
			/	
				Action
	<b>↓</b>	₩		Action
				<b>'</b>
	/ Send 3rd /	Send 3rd		1
	/ parameter /	parameter		'
				( Mode )
				' \
				<u> </u>
		/		Sequential
	Send 4th	Send 4th		transter
	/ parameter /	parameter		
			/	<b></b> '
				<b>_</b>
	<b>▼</b>			
	Send 5th	Sendth		
	/ parameter /	parameter		
		/	/	

# 9.1.4 SLPIN: Sleep In (10H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SLPIN	0	1	0	0	0	0	1	0	0	0	0	(10h)
Parameter	No Parameter											


Description	This command causes the LCD module to enter In this mode the DC/DC converter is stopped, scanning is stopped.  COM/SEG Output  Blank display  STOP (Blank  Memory scan operation  DISCHARGE  LCD Driving voltage (Plus)	Internal display oscillator is stopped, and panel
	Internal Oscillator STOI  MCU interface and memory are still working as	
Restriction	This command has no effect when module is a be exit by the Sleep Out Command (11h). It will be necessary to wait 5msec before send stablilize supply voltages and clock circuits.	Ilready in sleep in mode. Sleep In Mode can only  ng the next command. This is for allowing time to  ing Sleep Out command (when in Sleep In Mode)
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Availability Yes Yes Yes Yes Yes Yes Yes
Default	Power On Sequence SIG	fault Value sep in mode sep in mode sep in mode



# 9.1.5 SLPOUT: Sleep Out (11H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SLPOUT	0	1	0	0	0	0	1	0	0	0	1	(11h)
Parameter	No Parameter											

Description	This command turns off sleep mode. In this display oscillator is started, and panel scan	mode the DC/DC converter is enabled, Internal				
		ISPON 29h is set)				
	COM/SEG Output STOP (Blank dis	play) Memory Contents				
	Memory scan operation					
	DC charge in the capacitor 0V	CHARGE				
	LCD Driving voltage (Plus) 0V					
	LCD Driving voltage(Minus)					
	Internal Oscillator STOP					
Restriction	only be exit by the Sleep In Command (10h It will be necessary to wait 5msec before se stablilize supply voltages and clock circuits. The display module loads all display supplifuses and there cannot be any abnormal vand register values are same when this load Sleep Out –mode.	nding the next command. This is for allowing time to				
Register	before Sleep Out command can be sent.  Status	Avoilability				
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Availability Yes				
, , , , , , , , , , , , , , , , , , ,	Normal Mode On, Idle Mode On, Sleep Out	Yes				
	Partial Mode On, Idle Mode Off, Sleep Out	Yes				
	Partial Mode On, Idle Mode On, Sleep Out	Yes				
Default	Sleep In	Yes Default Value				
Default	Status Power On Sequence	Default Value				
	S/W Reset	Sleep in mode Sleep in mode				
	H/W Reset	Sleep in mode				



# **ST7625**

# 9.1.6 PTLON: Partial Display Mode On (12H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
PTLON	0	1	0	0	0	0	1	0	0	1	0	(12h)
Parameter	No Parameter											

Description	This command turns on Partial mode. The partial mode window is described by the Partial Area command (30H)  Exit from PTLON by Normal Display Mode On command (13H)  There is no abnormal visual effect during mode change between Normal mode On <-> Partial											
Restriction		mode On.										
Restriction	This command has no effect when Partial	This command has no effect when Partial mode is active.										
Register	Status Availability											
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes										
	Normal Mode On, Idle Mode On, Sleep Out	Yes										
	Partial Mode On, Idle Mode Off, Sleep Out	Yes										
	Partial Mode On, Idle Mode On, Sleep Out	Yes										
	Sleep In	Yes										
Default	Status	Default Value										
	Power On Sequence Partial mode off											
	S/W Reset Partial mode off											
	H/W Reset Partial mode off											
Flow Chart	See Partial Area (30h)											


# 9.1.7 NORON: Normal Display Mode On (13H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NORON	0	1	0	0	0	0	1	0	0	1	1	(13h)
Parameter	No Parameter											

Description	This command returns the display to normal mode.  Normal display mode on means Partial mode off, Scroll mode Off.  Exit from NORON by the Partial mode On command (12h)  There is no abnormal visual effect during mode change between Normal mode On <-> Partial mode On.										
Restriction	This command has no effect when Normal Display mode is active.										
Register	Status Availability										
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes									
	Normal Mode On, Idle Mode On, Sleep Out	Yes									
	Partial Mode On, Idle Mode Off, Sleep Out	Yes									
	Partial Mode On, Idle Mode On, Sleep Out	Yes									
	Sleep In		Yes								
Default	Status	Defa	ault Value								
	Power On Sequence	Norr	nal Mode On								
	S/W Reset	Normal Mode On									
	H/W Reset Normal Mode On										
Flow Chart	See Partial Area and Vertical Scrolling Definicommand	ion D	escriptions for details of when to use	this							


#### 9.1.8 INVOFF: Display Inversion Off (20H)

Command	AO	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
INVOFF	0	1	0	0	0	1	0	0	0	0	0	(20h)
Parameter	No Parameter											




### 9.1.9 INVON: Display Inversion On (21H)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
INVON	0	1	0	0	0	1	0	0	0	0	1	(21h)
Parameter	No Pa	No Parameter										



#### 9.1.10 APOFF: All Pixels Off (22H)

Command	AO	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
APOFF	0	1	0	0	0	1	0	0	0	1	0	(22h)
Parameter	No Pa	ramete	r							•	•	






#### 9.1.11 APON: All Pixels On (23H)

Command	AO	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
APON	0	1	0	0	0	1	0	0	0	1	1	(23h)
Parameter	No Par	ameter										

Description	passive matrix display. Therefore, it is possible software.  All driver outputs become "High" data state an This command makes no change of contents of This command does not change any other state Exit commands are "All Pixels On", "Normal D	of display memory. tus. Isplay Mode On" and "Partial Display On". ne memory after "Normal Display Mode On" and
Restriction	This command has no effect when module is a	already All Pixel On mode.
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	0.10.1.0.0	Default Value
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	All pixel on mode disable
	1	All pixel on mode disable
	H/W Reset	All pixel on mode disable




#### 9.1.12 WRCNTR: Write Contrast (25H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
WRCNTR	0	1	0	0	0	1	0	0	1	0	1	(25h)
Parameter	1	1	0		EV6	EV5	EV4	EV3	EV2	EV1	EV0	

Description	This command is used to fine tuning the contr	et of the current display	
Description			
	This contrast values can affect segment and o	ommon outputs.	
	Parameter range: 0-127dec. MSB is EV6 and	-SB IS EVU.	
<b>D</b> ( ) ()	Default value: 63dec (3Fh)		
Restriction	-		
Register			
Availability	Status	Availability	
	Normal Mode On, Idle Mode Off, Sleep Out	Yes	
	Normal Mode On, Idle Mode On, Sleep Out	Yes	
	Partial Mode On, Idle Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle Mode On, Sleep Out	Yes	
	Sleep In	Yes	
Default	Gloop III	100	
Delault			
	Status	Default Value	
	Power On Sequence	BFh	
	S/W Reset	3Fh	
Flow Chart	H/W Reset	3Fh	
	Legend  Command  Parameter  Display  EV[7:0]  Action  New Contrast Value Loaded  Mode  Sequential transter		


#### 9.1.13 DISPOFF: Display Off (28H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DISPOFF	0	1	0	0	0	1	0	1	0	0	0	(28h)
Parameter	No Pa	ramete	r									



#### 9.1.14 DISPON: Display On (29H)


Command	AO	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DISPON	0	1	0	0	0	1	0	1	0	0	1	(29h)
Parameter	No Pa	ramete	r		•						•	



## 9.1.15 CASET: Column Address Set (2AH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
CASET	0	1	0	0	0	1	0	1	0	1	0	(2Ah)
1st Parameter	1	1	0	-	XS6	XS5	XS4	XS3	XS2	XS1	XS0	
2nd Parameter	1	1	0	-	XE6	XE5	XE4	XE3	XE2	XE1	XE0	


NOTE DOTT CO				
Description	This command is used to define area of fi			
	This command makes no change on the			
	The value of XS [6:0] and XE [6:0] are ref			
	Each value represents one column line in	the Frame Me	emory.	
	(Example)			
	XS[6:0]			
	<del></del>			
Restriction	XS [6:0] always must be equal to or less to When XS [6:0] or XE [6:0] is greater than range will be ignored.  (Parameter range: $0 \le XS$ [7:0] $\le XE$ [7:0] $\le XE$ [7:0]	$65h \text{ (when M)}$ $65l \leq 101(65h)$	)) : MV="0"	a of out of
Devieten	(Parameter range: $0 \le XS$ [7:0] $\le XE$ [7:			
Register	Status	Availa	IDIIITY	
Availability	Normal Mode On, Idle Mode Off, Sleep Ou			
	Normal Mode On, Idle Mode On, Sleep Ou			
	Partial Mode On, Idle Mode Off, Sleep Ou Partial Mode On, Idle Mode On, Sleep Ou			
	Sleep In	Yes		
	Coleep III	168		
Default	Status	Default Valu		
		XS [6:0]	XE [6:0] XE [6:0] (MV=1)	
	Power On Sequence	00h (00d)	65h (101d)	
	S/W Reset	00h (00d)	65h (101d) 5Fh (95d)	
	H/W Reset	00h (00d)	65h (101d)	
		. , ,		
	•			· ·



## 9.1.16 RASET: Row Address Set (2BH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RASET	0	1	0	0	0	1	0	1	0	1	1	(2Bh)
1st Parameter	1	1	0	-	YS6	YS5	YS4	YS3	YS2	YS1	YS0	
2nd Parameter	1	1	0	-	YE6	YE5	YE4	YE3	YE2	YE1	YE0	


	The value of YS [6:0] and YE [6:0] are refe Each value represents one column line in t (Example)			
Post disting	YE[6:0] ->	VE to 01		
Restriction	YS [6:0] always must be equal to or less the When YS [6:0] or YE [6:0] is greater than 5		(/_0) or 65h (whon M\/_1) doto	of out of
	range will be ignored.	orn (when M	v=0, or oon (when live i), data	or out of
	(Parameter range: 0≤YS [6:0] ≤YE [6:0] ≤	95 (5Fh)) : N	<b>√</b> IV = "0"	
	(Parameter range: 0≤YS [6:0] ≤YE [6:0] ≤			
Register	Status	Availa		
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
	Normal Mode On, Idle Mode On, Sleep Out			
	Partial Mode On, Idle Mode Off, Sleep Out	Yes		
	Partial Mode On, Idle Mode On, Sleep Out	Yes		
	Sleep In	Yes		
			1	
Default	Status	Default Valu		
		YS [6:0]	YE [6:0] YE [6:0] (MV=1)	
	Power On Sequence	00h (00d)	5Fh (95d)	
	S/W Reset	00h (00d)	5Fh (95d) 65h (101d)	
	H/W Reset	00h (00d)	5Fh (95d)	
		30.1 (000)	1 5. 11 (554)	



#### 9.1.17 RAMWR: Memory Write (2CH)

Command	AO	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RAMWR	0	1	0	0	0	1	0	1	1	0	0	(2Ch)
Write Data 1 D1[7:0]	1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	-
:	1	1	0	:	:	:	:	:	:	:	:	-
Write Data n Dn[7:0]	1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	-


Description	Column/Start Row positions. The Start Column/Start Row positions are dif											
<b>—</b>	rame Write can be canceled by sending any other command.											
Restriction	n all color modes, there is no restriction on length of parameters.											
Register	Status Availability											
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes										
	Normal Mode On, Idle Mode On, Sleep Out	Yes										
	Partial Mode On, Idle Mode Off, Sleep Out	Yes										
	Partial Mode On, Idle Mode On, Sleep Out	Yes										
	Sleep In	Yes										
Default	3 1311313	Default Value										
		Contents of memory is set randomly										
		Contents of memory is remained										
	H/W Reset Contents of memory is remained											



## 9.1.18 RAMRD: Memeory Read (2EH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RAMRD	0	1	0	0	0	1	0	1	1	0	0	(2Eh)
Dummy Read	1	0	1	х	х	х	х	х	х	х	х	х
Read Data 1 D1[7:0]	1	0	1	D7	D6	D5	D4	D3	D2	D1	D0	00H ~ FFH
	1	0	1	Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	00H ~ FFH
Read Data n Dn[7:0]	1	0	1	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	00H ~ FFH


Description  Restriction	accepted, the positions. The setting. There register increases In all color markets.	nd is used to transfer data from e column register and the page he Start Column/Start Page posin D[7:0] is read back from the fremented. Frame Read can be shodes, the Frame Read is alway Note: Memory Read is only po	e register are reset to the Star sitions are different in accorda rame memory and the column stopped by sending any other ys 16bit so there is no restrict	t Column/Start Page nce with MADCTR register and the page command. ion on length of										
Register Availability		Statu		Availability										
	-	Normal Mode On, Idle	Mode Off, Sleep Out	Yes										
	_	Normal Mode On, Idle Mode On, Sleep Out Yes												
		Partial Mode On, Idle N	Partial Mode On, Idle Mode Off, Sleep Out Yes											
	-	Partial Mode On, Idle N	Mode On, Sleep Out	Yes										
		Sleep In or B	Sooster Off	Yes										
Default														
Delault		Status	Default Value											
		Power On Sequence	Contents of memory is set ra	ndomly										
		S/W Reset	Contents of memory is not cle	•										
		H/W Reset Contents of memory is not cleared												
		THIVY RESERVE CONTROLLER OF THE HOLY IS NOT Cleared												



#### 9.1.19 PTLAR: Partial Area (30H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
PTLAR	0	1	0	0	0	1	1	0	0	0	0	(30h)
1 <sub>st</sub> Parameter	1	1	0	-	PS6	PS5	PS4	PS3	PS2	PS1	PS0	-
2nd Parameter	1	1	0	-	PE6	PE5	PE4	PE3	PE2	PE1	PE0	-

NOTE: "-" Don't care





	PEL[6:0]= 00h, 01h, 02h, 03h,,	5Fh		
Register	Status	Availabili	ty	
Availability	Normal Mode On, Idle Mode Off, Sle			
	Normal Mode On, Idle Mode On, Sle	eep Out Yes		
	Partial Mode On, Idle Mode Off, Sle	ep Out Yes		
	Partial Mode On, Idle Mode On, Sle			
	Sleep In	Yes		
Default	Contract	Defeelt Value		
Default	Status	Default Value		
		PSL [6:0]	PEL [6:0]	
	Power On Sequence	00h (00d)	5Fh (95d)	
	S/W Reset	00h (00d)	5Fh (95d)	
	H/W Reset	00h (00d)	5Fh (95d)	
Flow Chart	2	. Leave Partial Mode		
	1. TO Enter Partial Mode:  PLTAR  PLTAR  SR[15:0]  PTLON  Partial Mode	Partial Mode  DISPOFF  NORON  Partial Mode  OFF  RAMRW  Image Data D1[7:0],D2[7:0] Dn[7:0]	()ptional) To prevent Tearing Effect Image displayed	Legend Command Parameter Display  Action Mode Sequential transter

## 9.1.20 SCRLAR: Scroll Area (33H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SCRLAR	0	1	0	0	0	1	1	0	0	1	1	(33h)
1 <sub>st</sub> parameter	1	1	0	-	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	-
2nd parameter	1	1	0	-	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	-
3rd parameter	1	1	0	-	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	-

ora paramotor						5.710	2.7.0	] 5. ,	D. 710	D. 7.2	J.,	5.7.0	
NOTE: "-" Don"	t care	•					•			•	•		
Description	This com scroll. When MAThe 1st pa Memory a The 2nd p the Frami immediat The 3rd pa Frame M TFA, VSA  TFA[6:0]  VSA[6:0]	ADCTR aramete and Dis aramete e Memo ely afte aramete emory a	BL=0 er TFA play). er VSA ory [not r the bo er BFA and Dis FA refe	[6:0] de [6:0] de the dis ottom m [6:0] de splay).	escribes lescribe splay] fro nost line escribes e Frame d Area	s the Took the hom the e of the B	op Fixed neight of Vertica e Top Fi sottom F	d Area the Ve I Scroll xed Ar ixed A	(in No. ertical S ling Sta ea. rea (in l	of lines Scrolling	s from T g Area ( ess) Th	op of th in No. o	ne Frame of lines of the appears
Restriction	The cond In Vertica Memory V TFA[6:0], TFA[6:0]	ll Scroll Write. VSA[6 = 00h, ( = 00h, (	Mode, :0] and )1h, 02 )1h, 02	MADC BFA[6: h, 03h, 2h, 03h,	TR para :0] is ba , 5F ,, 5F	amete ased or h 'h	r MV sh	ould be				fects the	Frame
Desistes	BFA[6:0]:	= 00n, t	) IN, UZ	n, usn,	, 5F	n	Ι Δ.	ناا عامانی،	4			1	
Register Availability	Status Normal I Normal I Partial M Partial M Sleep In	Mode O lode Or lode Or	n, Idle I n, Idle M	Mode Off	n, Sleer f, Sleep	Out Out	Y6 Y6 Y6 Y6	es es es	ıy				
Default	Status					-	Default \	)] '	VSA [6:0		BFA [6:0	0]	
	Power C		ence				00h		5Fh (95		00h		
	S/W Res						00h		5Fh (95		00h		
	H/W Res	set					00h	!	5Fh (95	d) (	00h		
I	1												







#### 9.1.21 MADCTR: Memory Data Access Control (36H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
MADCTR	0	1	0	0	0	1	1	0	1	1	0	(36h)
Parameter	1	1	0	MY	MX	MV	ML	RGB	-	-	-	-


NOTE: "-" Don't care





#### 9.1.22 VSCSAD: Vertical Scroll Start Address of RAM (37H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VSCSAD	0	1	0	0	0	1	1	0	1	1	1	(37h)
Parameter	1	1	0	-	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	




#### 9.1.23 IDMOFF: Idle Mode Off (38H)


Command	AO	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
IDMOFF	0	1	0	0	0	1	1	1	0	0	0	(38h)
Parameter	No Pa	ramete	r		•				•		•	

Restriction Register Availability	This command is used to recover from Idle There will be no abnormal visible effect on the In the idle off mode, 1. LCD can display maximum 65536 colors 2. Normal frame frequency is applied. This command has no effect when module Status Normal Mode On, Idle Mode Off, Sleep Out	is already in idle off mode.  Availability Yes
	Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes Yes
Default	Status Power On Sequence S/W Reset H/W Reset	Default Value Idle mode off Idle mode off Idle mode off
Flow Chart	Idle on mode  Parameter  Display  Idle off mode  Action  Mode  Sequential transter	

#### 9.1.24 IDMON: Idle Mode On (39H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
IDMON	0	1	0	0	0	1	1	1	0	0	1	(39h)
Parameter	No Pa	ramete	r									





## 9.1.25 COLMOD: Interface Pixel Format (3AH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
COLMOD	0	1	0	0	0	1	1	1	0	1	0	(3Ah)
Parameter	1	1	0	-	-	-	-	-	P2	P1	P0	-

Description	This command is used to	define	the form	at of R	GB picture data, which is to be transferred via
	Interface Format	P2	P1	P0	the MCU Interface. The formats are shown
	Not Defined	0	0	0	in the table:
	Not Defined	0	0	1	
	8Bit/ Pixel /256	0	1	0	
	12Bit/Pixel /4K (Type A)	0	1	1	
	12Bit/Pixel /4K (Type B)	1	0	0	
	16Bit/Pixel/65K	1	0	1	
	18Bit/Pixel/262K	1	1	0	
	24Bit/Pixel/16M	1	1	1	
Restriction	There is no visible effect u	ıntil the	Frame	Memor	y is written to.
Register	Status				Availability
Availability	Normal Mode On, Idle Mo	de Off.	Sleep O	ut	Yes
•	Normal Mode On, Idle Mo	de On,	Sleep O	ut	Yes
	Partial Mode On, Idle Mod	le Off, S	Sleep Ou	t	Yes
	Partial Mode On, Idle Mod	de On, S	Sleep Ou	t	Yes
	Sleep In				Yes
Default	Status				ault Value
	Power On Sequence				(16Bit/Pixel/65K)
	S/W Reset			No (	Change
Flow Chart	H/W Reset			05h	(16Bit/Pixel/65K)
	COLMOD  O11  12 Bit/Pixel Mode		Comm Param Displ Actic	and eter / e	

## 9.1.26 DutySet: Display Duty setting (B0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DutySet	0	1	0	1	0	1	1	0	0	0	0	(B0h)
Parameter	1	1	0	0	Du6	Du5	Du4	Du3	Du2	Du1	Du0	-

Description	This command is used to set d <b>Example</b> :	isplay dı	ıty. Co	mmand	l set =	display	duty numbers - 1.
	Duty Du6 Du5	Du4	Du3	Du2	Du1	Du0	Command set= Display duty
	Buty Buo Bus	Du4	Dus	Duz	Dui	Duo	numbers-1
	Example: 1 0 1/96 duty	1	1	1	1	1	96-1=95
Restriction	Display duty must > 4 (1/4 duty	')					
Register	Status				ailability	/	
Availability	Normal Mode On, Idle Mode O			Yes			
	Normal Mode On, Idle Mode O			Yes			
	Partial Mode On, Idle Mode Off			Yes			
	Partial Mode On, Idle Mode On	, Sleep (	Out	Yes			
	Sleep In		-	Yes			(5.05.50)
Default	Status				Default		(Du[6:0])
	Power On Sequence			1011101			
	S/W Reset			1011101			
	H/W Reset		01	1011111	lb (5Fh	)	
Flow Chart		Dutys	Set			Lege Comma Parame	eter ay
		Du[6	:0]			Mode Sequer transt	itial .

## 9.1.27 FirstCom: First Com. Page address (B1H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
FirstCom	0	1	0	1	0	1	1	0	0	0	1	(B1h)
Parameter	1	1	0		F6	F5	F4	F3	F2	F1	F0	-

Description						umber that the table		o the RAM page
	<b>F6</b>	F5	F4	<b>F3</b>	F2	F1	F0	Line address
	0	0	0	0	:	:	0	0
	0	0	0	0	:	:	1	1
	0	0	0	1	:	:	0	2
	0	0	0	1	:	:	1	3
	:	:	:	:	:	:	:	:
	1	0	1	1	1	1	1	95
	Example: If FirstCo		nmon 8 w	ould outpu	ut the da	ta of RAM	page addr	ess 0.
Restriction								
Register Availability	Status	Anda On I	dla Mada (	Off Class (	Out.	Availability Yes	У	
Availability				Off, Sleep ( On, Sleep (		Yes		
				off, Sleep C		Yes		
				n, Sleep C		Yes		
	Sleep In	, .		,		Yes		
Default	Status					ult Value	(F[6:0])	
		n Sequenc	е		00h			
	S/W Res				00h			
FI Ob1	H/W Res	et			00h			_
Flow Chart						     [	Legend	
				FirstCo	om		Parameter	
			/-			(   (   (	Display	)   >
				F[6:0	)] /		Mode Sequential transter	

## 9.1.28 OscDiv: FOSC Divider (B3H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
OscDiv	0	1	0	1	0	1	1	0	0	1	1	(B3h)
Parameter	1	1	0	-	-	-	-	-	-	CLD1	CLD0	-

Description	This command is used to sp CLD1, CLD0: CL dividing ra internal clock.				ng stages of exte	ernal or
	internal clock.	CLD1	CLD0	CL dividing ratio		
		0	0	Not divide		
		0	1	2 divisions		
		1	0	4 divisions		
		1	1	8 divisions		
Restriction				T	1	
Register	Status	1 0" 01	<u> </u>	Availability		
Availability	Normal Mode On, Idle Mod			Yes		
	Normal Mode On, Idle Mod Partial Mode On, Idle Mod			Yes Yes		
	Partial Mode On, Idle Mod	e On, Sleep	Out	Yes		
	Sleep In	e On, oleep	Out	Yes		
Default	Status		Defa	ult Value (CLD[0:1])		
Dolaali	Power On Sequence		00b	idit valdo (OLD[0.1])		
	S/W Reset		00b			
	H/W Reset		00b			
Flow Chart		Os	scDiv	Legend		
				Parameter	/ <b>!</b>	
				Display	1	
					J	
				Action		
		/	▼	I \/		
				Mode	1	
		CLI	D[2:0]	Sequential transter	1	
			/		_'	

## 9.1.29 NLInvSet: N-Line control (B5H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NLInvSet	0	1	0	1	0	1	1	0	1	0	1	(B5h)
Parameter	1	1	0	М	N6	N5	N4	N3	N2	N1	N0	-


D	T	1 141	(0) (1) (1)	
Description	This command is used to set the inverted li			ove
	display quality. When M=0, inversion occur			
	independent from frames. If N[6:0]=0, N-lin	e inversion function	is disable.	
	Line inversion numbers=N[6:0] +1.			
	Example:			
	If N[6:0]=7, inversion occurs per 8 line.			
Restriction				
Register	Status	Availability		
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
	Normal Mode On, Idle Mode On, Sleep Out	Yes		
	Partial Mode On, Idle Mode Off, Sleep Out	Yes		
	Partial Mode On, Idle Mode On, Sleep Out	Yes		
	Sleep In	Yes		
	Зівер ІІІ	163		
Default				
		D ( 10)/ 1		
	Status	Default Value		
		M	N[6:0]	
	Power On Sequence	0b	0000000b	
	S/W Reset	0b	000000b	
	H/W Reset	0b	000000b	
Flow Chart			gend .	
		Cor	mmand	
	NLInvSe	t   '		
		• /	rameter	
		I	/	
			•	
		I ( D	isplay	
		<b>'</b> / A	action	
	<b>Y</b>		/ :	
		/'		
	/ M	/   ( ^	/lode	
	/	/ !		
	/ N[6:0]		quential	
		tra	anster	
Î			·	

## 9.1.30 SEGScanDir: Seg Scan Direction for glass layout (B7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
ComScanDir	0	1	0	1	0	1	1	0	1	1	1	(B7h)
Parameter	1	1	0	0	SMX	0	0	SBGR	0	0	0	-

NOTE: "-" Don't care

Description		Function	0	1
-	SMX	Inverse the MX setting	Keep MX	Inverse MX
	SBGR	Inverse the BGR setting	Keep BGR	Inverse BGR
	eser.	ST ST	7625 SIDE)	₩13 ₩13
		Common scan dire	ection configuration	
Restriction				
Register	Status		Availability	
Availability		n, Idle Mode Off, Sleep Out	Yes	
		on, Idle Mode On, Sleep Out	Yes	
	Partial Mode Or	n, Idle Mode Off, Sleep Out	Yes	
		n, Idle Mode On, Sleep Out	Yes	
	Sleep In		Yes	



## 9.1.31 RMWIN: Read Modify Write control in(B8H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RMWIN	0	1	0	1	0	1	1	1	0	0	0	(B8h)
Parameter	No Parameter											

Description	Read modify write control IN	Read modify write control IN								
Restriction	Can only be used in 65K color mode.									
Register	Status Availability									
Availability	Normal Mode On, Idle Mode Off, Sleep Out		Yes							
	Normal Mode On, Idle Mode On, Sleep Out		Yes							
	Partial Mode On, Idle Mode Off, Sleep Out		Yes							
	Partial Mode On, Idle Mode On, Sleep Out		Yes							
	Sleep In	Yes								
Default	Status	Defa	ult Value							
	Power On Sequence									
	S/W Reset									
	H/W Reset									

## 9.1.32 RMWOUT: Read Modify Write control out(B9H)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RMWOUT	0	1	0	1	0	1	1	1	0	0	1	(B9h)
Parameter	No Parameter											

Description	Read modify write control OUT	Read modify write control OUT								
Restriction										
Register	Status		Availability							
Availability	Normal Mode On, Idle Mode Off, Sleep Out		Yes							
	Normal Mode On, Idle Mode On, Sleep Out		Yes							
	Partial Mode On, Idle Mode Off, Sleep Out		Yes							
	Partial Mode On, Idle Mode On, Sleep Out	Yes								
	Sleep In	Yes								
Default	Status	Defa	ult Value							
	Power On Sequence									
	S/W Reset									
	H/W Reset									

#### 9.1.33 VopSet: Vop set (C0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopSet	0	1	0	1	1	0	0	0	0	0	0	(C0h)
1 <sup>st</sup> parameter	1	1	0	Vop7	Vop6	Vop5	Vop4	Vop3	Vop2	Vop1	Vop0	-
2 <sup>nd</sup> parameter	1	1	0	-	-	-	-	-	-	-	Vop8	

NOTE: "-" Don't care



## 9.1.34 VopOfsetInc: Vop Increase 1 (C1H)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopOfsetInc	0	1	0	1	1	0	0	0	0	0	1	(C1h)

Description Restriction	of the LCD can be adjusted. This command in	nand the VLCD voltage and therewith the contrast creases the value of Vop offset register by 1. 11, the control value is set to 0000000 after this
	Ctatus	Availability
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes Yes
	Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default		efault Value
Dolault	Power On Sequence	Statit Value
	S/W Reset	
	H/W Reset	
	VopOfsetInc  Vop offset regis Vop offset registe	

### 9.1.35 VopOfsetDec: Vop Decrease 1 (C2H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopOfsetDec	0	1	0	1	1	0	0	0	0	1	0	(C2h)

Description	of the LC	VopOfsetInc and VopOfsetDe D can be adjusted. This comr t the electronic control value to d has been executed.	nand dec	reases the value	of Vop offset registe	er by 1.
		Electronic Control Value	Decim	al Equivalent	V0 Offset	]
		0111111		63	+2520 mV	
		0111110		62	+2480 mV	
		0111101		61	+2440 mV	
		0000010		2	+80 mV	
		000001		1	+40 mV	
		0000000		0	0 mV	
		1111111		-1	-40 mV	
		1111110		-2	-80 mV	
		1000010		-62	-2480 mV	
		1000001		-63	-2520 mV	
		1000000		-64	-2560mV	
		Table 9.1.	1 Pos	sible Vop[6:0] va	lues	_
Restriction	0.1			A 11 1 1114		1
Register Availability	Status	Mode On, Idle Mode Off, Sleep	Out	Availability Yes		
Availability		Mode On, Idle Mode On, Sleep		Yes		
		Mode On, Idle Mode Off, Sleep		Yes		
	Partial I	Mode On, Idle Mode On, Sleep		Yes		
	Sleep Ir	1	_	Yes		
Default	Status	2- 0		ault Value		
	S/W Re	On Sequence				
	H/W Re					



## 9.1.36 BiasSel: Bias Selection(C3H)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
BiasSel	0	1	0	1	1	0	0	0	0	1	1	(C3h)
Parameter	1	1	0	-	-	-	-	-	Bias2	Bias1	Bias0	-

Description	Select LC	D bias ratio	of the volta	age require	ed for o	drivin	ig the LCD.	
	Bais2	Bais1	Bais0	LCD I	oias			
	0	0	0	1/1	2			
	0	0	1	1/1	1			
	0	1	0	1/1	0			
	0	1	1	1/9	)			
	1	0	0	1/8	3			
	1	0	1	1/7	7			
	1	1	0	1/6	6			
	1	1	1	1/5	5			
Restriction			•	•				
Register	Status					Avai	ilability	
Availability		lode On, Idle				Yes		
		Mode On, Idle				Yes		
		ode On, Idle				Yes		
	Sleep In	ode On, Idle	wode On,	Sieep Out		Yes Yes		
Default	Status				Defa			
		n Sequence			110b		(2.00[2.0])	
	S/W Res	et			110b			
	H/W Res	et			110b			
Flow Chart						1	Legend	
							Command	
				BiasSe	I			
							Parameter	
						_		
							Display	
				$\downarrow$			Action	
							Mode	
				BS[2:0	1			
					' /	/	Sequential transter	
					/_			

## 9.1.37 BstPmpXSel: Booster Set (C4H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
BstPmpXSeI	0	1	0	1	1	0	0	0	1	0	0	(C4h)
Parameter	1	1	0	-	-	-	-	-	BST2	BST 1	BST0	-

Description	Booster	setting			
2000				<del>,</del>	
	BST2	BST1	BST0		
				x1 boosting circuit	t
	0	0	0	(Booster off)	
	0	0	1	x2 boosting circuit	t
	0	1	0	x3 boosting circuit	t
	0	1	1	x4 boosting circuit	t
	1	0	0	x5 boosting circuit	t
	1	0	1	x6 boosting circuit	t
	1	1	0	x7 boosting circuit	t
	1	1	1	x8 boosting circuit	t
Restriction					
Register	Status				Availability
Availability				ode Off, Sleep Out ode On, Sleep Out	Yes Yes
				de Off, Sleep Out	Yes
				de On, Sleep Out	Yes
	Sleep II		,	<u> </u>	Yes
Default					
	Status			Def	ault Value (BST[2:0])
		On Seque	ance	111	
	S/W Re		- IICC	111	
	H/W Re			111	



## 9.1.38 BstEffSel: Booster Efficiency selection (C5H)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
BstEffSel	0	1	0	1	1	0	0	0	1	0	1	(C5h)
Parameter	1	1	0	-	-	-	-	-	-	BTF1	BTF0	-

Description	Booster Effi	iciency set				
	BTF1	BTF0	Frequency (Hz)			
	0	0	Level 1			
	0	1	Level 2 (default)			
	1	0	Level 3			
	could easily Efficiency is	set the bes	st Booster performan	ice with ther that	d Booster Efficiency (Level1~3) command suitable current consumption. If the Boos n level1). The Boost Efficiency is better th current.	ter
Restriction						
Register	Status				Availability	
Availability		de On, Idle	Mode Off, Sleep O	ut	Yes	
	Normal Mo	de On, Idle	Mode On, Sleep O	ut	Yes	
	Partial Mod	de On, Idle	Mode Off, Sleep Ou	t	Yes	
		de On, Idle	Mode On, Sleep Ou	t	Yes	
	Sleep In				Yes	
Default	Status Power On S/W Reset H/W Reset			Defa   01b   01b   01b	ult Value (BTF[1:0])	
Flow Chart			BstEffS  BTF[1		Legend  Command  Parameter  Display  Action  Mode  Sequential transter	

### 9.1.39 VopOffset: Vop offset fuse bit adjust(C7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopOffset	0	1	0	1	1	0	0	0	1	1	1	(C7h)
Parameter1	1	1	0	VOS7	VOS6	VOS5	VOS4	VOS3	VOS2	VOS1	VOS0	-
Parameter2	1	1	0	-	-	-	-	-	-	-	VOS8	-

NOTE: "-" Don't care



## 9.1.40 VgSorcSel: FVg with Bst2x control(CBH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VgSorcSel	0	1	0	1	1	0	0	1	0	1	1	(CBh)
Parameter	1	1	0	-	-	-	-	-	-	-	2BT0	-


NOTE: "-" Don't care

Description	2BT0=0: Vg source comes from VDD2; 2BT0=1: Vg source comes from 2-times charge pump.	
Restriction	2BT0=1. Vg source comes from 2-times charge pump.	
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes	
•	Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes	
	Sleep In Yes	
Default	Status         Default Value (2BT0)           Power On Sequence         1           S/W Reset         1           H/W Reset         1	
Flow Chart	VgSorcSel  Parameter  Display  Action  Mode  Sequential transter	

### 9.1.41 ANASET: Analog circuit setting (D0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
AutoLoadSet	0	1	0	1	1	0	1	0	0	0	0	(D0h)
Parameter	1	1	0	0	0	0	1	1	1	0	1	-

NOTE: "-" Don't care



### 9.1.42 AutoLoadSet: Mask rom data auto re-load control(D7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
AutoLoadSet	0	1	0	1	1	0	1	0	1	1	1	(D7h)
Parameter	1	1	0	0	0	0	ARD	1	1	1	1	-

Description	Mask rom data auto re-load control ARD : OTP auto recovery enable co		le OTP auto recovery, Enable OTP auto recovery					
Restriction								
Register Availability	Status Normal Mode On, Idle Mode Off, S		Availability Yes					
	Normal Mode On, Idle Mode On, S		Yes					
	Partial Mode On, Idle Mode Off, SI		Yes					
	Partial Mode On, Idle Mode On, SI	eep Out	Yes					
	Sleep In		Yes					
Default	Status	Default Valu	ie					
		ARD						
	Power On Sequence	0						
	S/W Reset	0						
	H/W Reset	0						
Flow Chart		utoLoadSet  D[4](ARD)	Legend  Command  Parameter  Display  Action  Mode  Sequential transter					

## 9.1.43 RDTstStatus : Read IC status(DEH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDTstStatus	0	1	0	1	1	0	1	1	1	1	0	(DEh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	
Parameter	1	0	1	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	-

NOTE: "-" Don't care

Description	Read IC status. Contect of OTP/ RDA / PWR (selection Byte by StusOutBy			
Restriction Register Availability  Default	Status  Normal Mode On, Idle Mode  Normal Mode On, Idle Mode  Partial Mode On, Idle Mode O  Partial Mode On, Idle Mode O  Sleep In  Status  Defa	On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes Yes Yes Yes Yes	
	Power On Sequence - S/W Reset - H/W Reset -			
Flow Chart	Serial I/F Mode  Read 04h  Dummy Clock  Send 2nd parameter	Read 04h  Dummy Read  Send 2nd parameter	Host Display	Legend Command  Parameter  Display  Action  Mode  Sequential transter

### 9.1.44 EPCTIN: Control OTP WR/RD(E0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPCTIN	0	1	0	1	1	1	0	0	0	0	0	(E0h)
Parameter	1	1	0	0	0	EWR	0	0	0	0	0	-

NOTE: "-" Don't care

Description	EWR: when setting "1" → The Write Enab EWR: when setting "0" → The Read Enab	
Restriction		
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out	Availability Yes Yes
	Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes
Default	Status I Power On Sequence ( S/W Reset ( H/W Reset (	)
Flow Chart	EPCTIN	Legend  Command  Parameter  Display  Action  Mode  Sequential transter

## 9.1.45 EPCOUT: OTP control cancel(E1H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPCOUT	0	1	0	1	1	1	0	0	0	0	1	(E1h)

NOTE: "-" Don't care

Description	IC exits the OTP control circuit when executing	g this command.
Restriction		
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Availability Yes Yes Yes Yes Yes Yes
Default		efault Value
Flow Chart	MTPSEL  MS[1:0]  EPCTIN  EWR=1  EPMWR	Legend Command Parameter  Display  Action  Mode  Sequential transter

### 9.1.46 EPMWR: Write to OTP(E2H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPCOUT	0	1	0	1	1	1	0	0	0	1	0	(E2h)


NOTE: "-" Don't care

Description	IC actives trigger to start OTP programming	ng when executing this command.
Restriction	, ,	
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	t Yes Yes
Default	Status Power On Sequence S/W Reset H/W Reset	Default Value
Flow Chart	MTPSEI  MS[1:0]  EPCTIN  EWR=1  EPMWF	Legend N Command Parameter Display Action Mode

#### 9.1.47 EPMRD: Read from OTP(E3H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Ì
EPMRD	0	1	0	1	1	1	0	0	0	1	1	(E3h)	

NOTE: "-" Don't care



### 9.1.48 OTPSEL: SEL OTP(E4H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
OTPSEL	0	1	0	1	1	1	0	0	1	0	0	(E4h)
Parameter	1	1	0	MS1	MS0	0	1	1	0	0	0	-

Description	This command defines OTP selection for I	EPR	OM control. Plea	ase see the table as b	elow:
	MS1 M	S0	Mode		
	0 0	)	Disable		
			2100010		
	0	ı	OTP		
	1 (	1	Disable		
		,	Disable		
				l	
Restriction					
Register	Status		Availability		<u> </u>
Availability	Normal Mode On, Idle Mode Off, Sleep Out		Yes		
	Normal Mode On, Idle Mode On, Sleep Out		Yes		
	Partial Mode On, Idle Mode Off, Sleep Out		Yes Yes		
	Partial Mode On, Idle Mode On, Sleep Out Sleep In		Yes		
Default	Status	Dof	ault Value (MS[	1.01)	
Delault	Power On Sequence	00	auit value (IVISE	1.0])	
	S/W Reset	00			
	H/W Reset	00			
Flow Chart		/	7		
	/ MTPSE	EL /			
		/			
	<b>↓</b>				
	MS[1:0	,			
	WIS[1.0	J			
	<b>↓</b>		Legend	1	
		/	Legend		
	/ EPCTI	N /	Command		
		/			
	↓_		Parameter		
	EWR=				
	EVVR-		Display		
	<b>\</b>				
		/	Action		
	/ EPMW	'R /			
		/	Mode	1	
	↓		Mode	1	
			Sequential		
	/ EPCOUT	_ /	transter		
		_/			

## 9.1.49 ROMSET: Programmable rom setting(E5H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
OTPSEL	0	1	0	1	1	1	0	0	1	0	1	(E5h)
Parameter	1	1	0	0	0	0	0	1	0	0	1	-

NOTE: "-" Don't care

Description	Set the OTP writing timing. Value 0x09 is t	he best value for ST7625
Restriction		
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out	Availability Yes Yes Yes Yes Yes
	Sleep In	Yes
Default	Status E Power On Sequence C S/W Reset C	Default Value (MS[1:0]) DF DF DF
Flow Chart	ROMSE 09H	Legend Command  Parameter  Display  Action  Mode  Sequential transter

## 9.1.50 HPMSET: High Power Mode Setting (EBH)

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	0	1	0	1	1	EBH
1 <sup>st</sup> parameter	1	1	0	0	0	0	0	0	0	0	1	
2 <sup>nd</sup> parameter	1	1	0	0	0	0	0	0	0	0	0	

Description	High power mode for v	olatage compensatio	n.	
Restriction				
Register Availability	Stat Normal Mode On, Idle Normal Mode On, Idle Partial Mode On, Idle Partial Mode On, Idle Slee	Mode Off, Sleep Out Mode On, Sleep Out Mode Off, Sleep Out Mode On, Sleep Out	Availability Yes Yes Yes Yes Yes Yes Yes	
Default	Status	Default V	'alue 2 <sup>nd</sup> Parameter	
	Power On Sequence	00h	00h	-
	S/W Reset	00h	00h	-
	H/W Reset	00h	00h	-
Flow Chart		HPMSEL		Legend Command Parameter Display
		1st parameter : 0 2nd parameter : 0		Action  Mode  Sequential transter

## 9.1.51 FRMSEL: Frame Freq. in Temp. Range (F0H)

	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	1	0	0	0	0	F0H
1 <sup>st</sup> parameter	1	1	0	-	-	-	DIVA	FA3	FA2	FA1	FA0	Range A
2 <sup>nd</sup> parameter	1	1	0	-	-	-	DIVB	FB3	FB2	FB1	FB0	Range B
3 <sup>rd</sup> parameter	1	1	0	-	-	-	DIVC	FC3	FC2	FC1	FC0	Range C
4 <sup>th</sup> parameter	1	1	0	-	-	-	DIVD	FD3	FD2	FD1	FD0	Range D


Description	Select Frame Freq. in no 1 <sup>st</sup> parameter : Frame fr 2 <sup>nd</sup> parameter : Frame fr 3 <sup>rd</sup> parameter : Frame fr 4 <sup>th</sup> parameter : Frame fr	eq. value s req. value s eq. value s	et in temperature set in temperature et in temperature	e P range TA to TB e range TB to TC	
	For command setting to	frame rate	value look-up-ta	ble, please see the fol	lowing table:
		DIV	Fx[3:0]		
		DIVx	(Hex)	(Hz)	
			0	75	
			1	76	
			2	77	
			3	80	
			4	84	
			5	88	
			6	92	
		1	7	97	
		•	8	102	
			9	108	
			А	115	
			В	123	
			С	133	
			D	144	
			Е	155	
			F	170	
		0	0~F	(Frame Rate)/2	
Restriction		-			

Register												
Availability		Status	1	Д	vailability							
	Normal	Mode On, Idle M	ode Off, Sleep Ou	it	Yes							
	Normal	Mode On, Idle M	ode On, Sleep Ou	ıt	Yes							
	Partial	Partial Mode On, Idle Mode Off, Sleep Out										
	Partial	Mode On, Idle Mo	ode On, Sleep Ou	t	Yes							
		Sleep I	n		Yes							
Default	Status		Defaul	t Value								
		FA[4:0]	FB[4:0]	FC[4:0]	FD[4:0]							
	Power On Sequence	06h	0Bh	0Dh	12h							
	S/W Reset	06h	0Bh	0Dh	12h							
	H/W Reset	06h	0Bh	0Dh	12h							
Flow Chart		FRMSL			Legend  Command  Parameter  Display							
	2nd 3rd	1st parameter. FA[4:0] 2nd parameter. FB[4:0] 3rd parameter. FC[4:0] 4th parameter. FD[4:0]										

## 9.1.52 FRM8SEL: Frame Freq. in Temp. range (idel-8 color) (F1H)

	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	1	0	0	0	1	F1H
1 <sup>st</sup> parameter	1	1	0	-	-	-	F8A4	F8A3	F8A2	F8A1	F8A0	Range A
2 <sup>nd</sup> parameter	1	1	0	-	-	-	F8B4	F8B3	F8B2	F8B1	F8B0	Range B
3 <sup>rd</sup> parameter	1	1	0	-	-	-	F8C4	F8C3	F8C2	F8C1	F8C0	Range C
4 <sup>th</sup> parameter	1	1	0	-	-	-	F8D4	F8D3	F8D2	F8D1	F8D0	Range D


Description	Select Frame Freq. in norn	nal display mode.	(idle:8 color mode	2)							
Docomption	1 <sup>st</sup> parameter : Frame freq.										
	2 <sup>nd</sup> parameter : Frame freq	. value set in TEM	IP range TA to TE	3							
	3 <sup>rd</sup> parameter : Frame freq.	. value set in TEM	IP range TB to TC								
	4 <sup>th</sup> parameter : Frame freq.	value set in TEM	P range TC to 14	5(90°C)							
Restriction											
Register		Ctatu			Associate ilitar						
Availability		Status	5		Availability						
	Norm	al Mode On, Idle M	lode Off, Sleep Ou	ıt	Yes						
	Norm	al Mode On, Idle M	lode On, Sleep Ou	ıt	Yes						
	Partia	al Mode On, Idle M	ode Off, Sleep Ou	t	Yes						
	Partia	al Mode On, Idle M	ode On, Sleep Ou	t	Yes						
		Sleep	In		Yes						
Default	Status		Defaul	t Value							
		EAL 01		5014.03		0.7					
		FA[4:0]	FB[4:0]	FC[4:0]	FD[4:0	)]					
	Power On Sequence	06h	0Bh	0Dh	12h						
	S/W Reset	S/W Reset 06h 0Bh 0Dh									
	H/W Reset	H/W Reset 06h 0Bh 0Dh 12h									



## 9.1.53 TMPRNG: Temp. range set for Frame Freq. Adj. (F2H)

	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	1	0	0	1	0	F2H
1 <sup>st</sup> parameter	1	1	0	-	TA6	TA5	TA4	TA3	TA2	TA1	TA0	Range A
2 <sup>nd</sup> parameter	1	1	0	-	TB6	TB5	TB4	TB3	TB2	TB1	TB0	Range B
3 <sup>rd</sup> parameter	1	1	0	-	TC6	TC5	TC4	TC3	TC2	TC1	TC0	Range C


	2 <sup>nd</sup> paramet 3 <sup>rd</sup> paramet	er: Temp. range A value set er: Temp. range B value set er: Temp. range C value set Femperature(°C) + 40 = TA/7		on according th	e current temp. value.							
	Example:											
Restriction	If TA wants to be set at 24°C, TA[6:0]=24+40=64(40h), $-40^\circ\text{C} \leq \text{TA} \leq \text{TA} + \text{TH} \leq \text{TB} \leq \text{TB} + \text{TH} \leq \text{TC} \leq 87^\circ\text{C}$											
Register Availability	Status Availability											
	_	Normal Mode On, Id	lle Mode Off, S	leep Out	Yes							
	_	Normal Mode On, Id	lle Mode On, S	leep Out	Yes							
		Partial Mode On, Id	le Mode Off, SI	leep Out	Yes							
	-	Partial Mode On, Id	le Mode On, SI	leep Out	Yes							
		Sle	eep In		Yes							
	L											
Default		Status		Default Value								
			TA[6:0]	TB[6:0]	TC[6:0]							
		Power On Sequence	1Eh	28h	32h							
		S/W Reset	1Eh	28h	32h							
		H/W Reset	1Eh	28h	32h							
				<u> </u>								



## 9.1.54 TMPHYS: Temp.Hysteresis Set for Frame Freq. Adj.(F3H)

	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	1	0	0	1	1	F3H
1 <sup>st</sup> parameter	1	1	0	-	-	-	-	TH3	TH2	TH1	TH0	

	Parameter <sup>-</sup>	eresis range set for frame fre TH[3:0] is used to set Temp. Iship between temp. state an	hysteresis range.	wn below.
		TEMP Range Value	TEMP Rising State	TEMP Falling State
		Freq. changing point A	TA[6:0]+TH[3:0]	TA[6:0]
		Freq. changing point B	TB[6:0]+TH[3:0]	TB[6:0]
		Freq. changing point C	Freq. changing point C TC[6:0]+TH[3:0] TC[6:0]	
	Example:	to set 5°C, TH[3:0]=5-1=4.		
Restriction	Temp. hyste	eresis value should be smalle	er than the gap of temp. ra	nge.
Register Availability			Status	Availability
		Normal Mode On,	Idle Mode Off, Sleep Out	Yes
		Normal Mode On,	Idle Mode On, Sleep Out	Yes
			Idle Mode On, Sleep Out Idle Mode Off, Sleep Out	Yes
		Partial Mode On,	•	
		Partial Mode On, Partial Mode On,	Idle Mode Off, Sleep Out	Yes
		Partial Mode On, Partial Mode On,	Idle Mode Off, Sleep Out Idle Mode On, Sleep Out	Yes Yes
Default		Partial Mode On, Partial Mode On,	Idle Mode Off, Sleep Out Idle Mode On, Sleep Out Sleep In	Yes Yes
Default		Partial Mode On, Partial Mode On,	Idle Mode Off, Sleep Out Idle Mode On, Sleep Out Sleep In  Default Va	Yes Yes Yes
Default		Partial Mode On, Partial Mode On, Status	Idle Mode Off, Sleep Out Idle Mode On, Sleep Out Sleep In  Default Va	Yes Yes Yes  Yes  Iue(TH[3:0])



## 9.1.55 TEMPSEL: Temp. Set(F4H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
TEMPSEL	0	1	0	1	1	1	1	0	1	0	0	(F4h)
1 <sup>st</sup> parameter	1	1	0	MT13	MT12	MT11	MT10	MT03	MT02	MT01	MT00	MT1x: (-24 °C to -32 °C)
parameter	•		0	101110	1011 12	101111	WIT TO	WITOO	WITOZ	IVITOT	WITOO	MT0x: (-32 °C to -40 °C)
2 <sup>nd</sup> parameter	1	1	0	MT33	MT32	MT31	MT30	MT23	MT22	MT21	MT20	MT3x: (-8°C to -16°C)
2 parameter	-	'	0	WITSS	101132	WITST	WITSO	WITZS	101122	IVITZI		MT2x: (-16 °C to -24 °C)
3 <sup>rd</sup> parameter	1	1	0	MTEO	MTEO	NATE 1	MTEO	MT43	MT42	NAT 44	MT40	MT5x: (8 °C to 0 °C)
5 parameter	ı	'	U	IVITOS	W132	WITST	WITSU	101143	101142	IVI I <del>4</del> I	WH40	MT4x: (0 °C to -8 °C)
4 <sup>th</sup> parameter	1	1	0	MT72	MT70	NAT74	MTZO	MT63	MTGO	MTG1	MT60	MT7x: (24 °C to16 °C)
4 parameter	ı	'	U	IVITA	IVIIIZ	IVIIIII	IVITO	IVITOS	W1102	IVITOT		MT6x: (16 °C to 8 °C)
5 <sup>th</sup> parameter	1	1	0	MTO2	MTO2	MTQ1	MTOO	MT83	MTQ2	MTQ1	MT80	MT9x: (40 °C to 32 °C)
o parameter	-	I	O	WITSS	W 192	WITST	WITSU	101103	IVI I 02	IVIIOI	IVI I OU	MT8x: (32 °C to 24 °C)
6 <sup>th</sup> parameter	1	1	0	MTD2	MTDO	MTD1	MTRO	MTA3	MTAO	NATA 1	MTAO	MTBx: (56 °C to 48 °C)
o parameter	-	ı	O	MIDS	IVI I DZ	MIDI	MIDO	WIAS	WITAZ	IVITAT	WITAU	MTAx: (48 °C to 40 °C)
7 <sup>th</sup> parameter	1	1	0	MTD2	MTD2	MTD1	MTDO	MTC3	MTC2	MTC1	MTCO	MTDx: (72 °C to 64 °C)
7 <sup>th</sup> parameter	ı	'	U	INITUS	IVI I DZ	ועווטו	IVITOU	IVITUS	IVI I C2	INITOT	IVITCU	MTCx: (64 °C to 56 °C)
Oth managements	1	4	0	MTEO	MTEO	NATE4	MTEO	MTEO	MTEO	NATE 4	MTEO	MTFx: (87 °C to 80 °C)
8 <sup>th</sup> parameter	1	1	0	IVI I F 3	IVI I F2	IVI I F 1	IVITEO	MTE3	IVI I E 2	IVI I E 1	IVITEU	MTEx: (80 °C to 72 °C)


Description	This command de				coefficient. For	this command
	detail description  Parameter n	MT n 3	MT n 2	MT n 1	MT n 0	Voltage / °C
	0	0	0	0	0	5 mv / °C
	1	0	0	0	1	0 mv / °C
	2	0	0	1	0	-5 mv / °C
	3	0	0	1	1	-10 mv / °C
	:	:	:	:	:	:
	:	:	:	:	:	:
	:	:	:	:	:	:
	12	1	1	0	0	-55 mv / °C
	13	1	1	0	1	-60 mv / °C
	14	1	1	1	0	-65 mv / °C
	15	1	1	1	1	-70 mv / °C
Restriction						

Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Out	
,	Normal Mode On, Idle Mode On, Sleep Out	
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value (MTn[3:0])
	Power On Sequence	1 <sup>st</sup> parameter : FFh
	S/W Reset	2 <sup>nd</sup> parameter : 36h
	H/W Reset	3 <sup>rd</sup> parameter : 04h
		4 <sup>th</sup> parameter : 00h
		5 <sup>th</sup> parameter : 33h
		6 <sup>th</sup> parameter : 42h
		7 <sup>th</sup> parameter : C4h 8 <sup>th</sup> parameter : 59h
Flow Chart		o parameter . 5911
Flow Chart		Legend
		Command
	TEMPSE	
	TEMPSE	Parameter
		Display
		Action
		Mode
	/ MTn[2:0	
	MTn[3:0	Sequential
		transter
		<b></b>

#### 9.1.56 THYS: Temperature detection threshold(F7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
THYS	0	1	0	1	1	1	1	0	1	1	1	(F7h)
Parameter	1	1	0	THYS7	THYS6	THYS5	THYS4	THYS3	THYS2	THYS1	THYS0	-

NOTE: "-" Don't care



## 9.1.57 Frame Set: Frame PWM Set (F9H)

Con	nmand	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
Frar	ne Set	0	1	0	1	1	1	1	1	0	0	1	(F9h)
1 <sup>st</sup>	parameter	1	1	0	-	-	-	P14	P13	P12	P11	P10	-
2 <sup>nd</sup>	parameter	1	1	0	-	-	-	P24	P23	P22	P21	P20	-
	:	:	:	:	:	:	:	:	:	:	:	:	-
15 <sup>th</sup>	parameter	1	1	0	-	-	-	P154	P153	P152	P151	P150	-
16 <sup>th</sup>	parameter	1	1	0	-	-	-	P164	P163	P162	P161	P160	-

NOTE: "-" Don't care

Description	This common discussed to cot from a DMA	
Description	This command is used to set frame PWN	VI.
Restriction		
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Out	
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	Refer to the table on next page.
	S/W Reset	Refer to the table on next page.
	H/W Reset	Refer to the table on next page.
Flow Chart	Frame Solution 1st ~ 16th paramete	Legend Command Parameter Display Action Mode

### NOTE:

### The default value of RGB level set

	RGB SET
RGB level0	00
RGB level1	01
RGB level2	02
RGB level3	04
RGB level4	06
RGB level5	07
RGB level6	09
RGB level7	0A
RGB level8	0B
RGB level9	0C
RGB level10	0D
RGB level11	0F
RGB level12	11
RGB level13	12
RGB level14	17
RGB level15	1A

All the modulation range of each level for each frame is from 00'H to 1F'H.

## 10. SPECIFICATIONS

## 10.1 ABSOLUTE MAXIMUM RATINGS

(Vss = 0V)

Item	Symbol	Value	Unit
Supply voltage (1)	VDD, VDD1	- 0.3 ~ + 3.0	V
Supply voltage (1)	VDD2, VDD3, VDD4, VDD5	- 0.3 ~ + 4.2	V
Supply voltage (2)	VLCD (V0-VSS)	- 0.3 ~ + 18.0	V
Supply voltage (3)	VmAX (V0- XV0)	- 0.3 ~ + 18.0	V
Input voltage range	VIN	- 0.3 ~ VDD + 0.5	V
Output voltage range	Vo	- 0.3 ~ VDD + 0.5	V
Operating temperature range	TOPR	- 30 ~ + 85	$\mathcal{C}$
Storage temperature range	TSTG	- 40 ~ + 125	${\mathbb C}$

#### NOTE:

- 1. Voltages are all based on VSS = 0V.
- 2. Voltage relationship: V0. Vg. Vm. VSS. XV0 must always be satisfied.
- 3. External V0,XV0

### **10.2DC CHARACTERISTICS**

### 10.2.1 Basic Characteristics

(VSS=0V, Ta = -30 to  $70^{\circ}$ C)


Parameter	Symbol	Conditions	Related Pins	MIN	TYP	MAX	Unit
Logic Operating voltage	Vddi	-	*2) VDD,VDD1	1.65	1.8	2.9	V
Analog Operating voltage	Vdda	-	*2) VDD2,3,4,5	2.4	2.75	3.3	
Driving voltage input	VLCD	V0 - VSS	*3) V0, VSS	-	-	18.0	
	XVLCD	VSS – XV0	*3) VSS, XV0	-	-	18.0	
High level input voltage	VIH		*1) *2)	0.7Vdd	-	VDD	
Low level input voltage	VIL	-	*1) *2)	Vss	-	0.3Vpd	
High level output voltage	Voн	Iон = -1.0mA	*2) SI	0.8VDD	-	VDD	
Low level output voltage	Vol	IOL = +1.0mA		Vss	-	0.2Vdd	
Input leakage current	lıL	VIN = VDD or Vss	*1), *2)	-1.0	-	+1.0	μΑ
Driver on resistance (SEG)	Ronseg	Vg = 5.0V	S0 to S305	-	0.5	1.0	ΚΩ
Driver on resistance (COM)	RONCOM	V0 = 10.0V	C0 to C95	-	0.5	1.0	
External oscillator frequency	fosc	fFR=77Hz	CL	-	460	-	kHz
Reference voltage	VREF	No load	-	1.75	1.8	1.85	V
Voltage follower output voltage	Vm	To 25%	-	0.7	Vg/2	V <sub>DD2</sub> -0.7	V
	Vg	Ta = 25℃	-	1.8	-	V <sub>DD2</sub> X2	V

#### NOTE:

\*1) Applies to IF1, IF2, IF3, /CS, /RST, /WR, /RD, A0(SCL) and

D15-D2, D1 (A0) ,D0(SI) pins

\*2) \*3) When the measurements are performed with LCD module, Measurement Points are like below.



### 10.2.2 Current Consumption (Bare Die)

Test pattern Symbol	Condition	Rating			Units	Notes	
	Condition	Min.	Тур.	Max.	Ullits	Notes	
Display Pattern Normal		VDDI=1.8V, VDDA=2.8V, Vop=11V, Booster=8X, BIAS=1/9, Booster efficiency=01, Ta = 25℃.	_	500	_	μΑ	*1
Power Down	ISS		_	3	10	μΑ	

### Note:

<sup>\*1)</sup> It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on.

## 11. TIMING CHARACTERISTICS

## 11.1 Parallel Interface Characteristics bus (8080-series MCU)




Figure 11.1 Parallel Interface Characteristics bus(8080-series MCU)

(V<sub>DD</sub>=2.8V, Ta=-30°C to 85°C, die)

Item	Signal	Symbol	O a malifelia m	Rating		I In it a
			Condition	Min.	Max.	Units
Address hold time	A0	tAH8		10	_	ns
Address setup time		tAW8		15	_	
System cycle time (WRITE)	WR	tCYC8		145	_	
/WR L pulse width (WRITE)		tCCLW		55	_	
/WR H pulse width (WRITE)		tCCHW		90	_	
System cycle time (READ)	-	tCYC8	When read from frame memory	175	_	ns
/RD L pulse width (READ)		tCCLR		55	_	
/RD H pulse width (READ)		tCCHR		120	_	
WRITE data setup time		tDS8		50	_	
WRITE data hold time	D0 to D7	tDH8		10	_	

(V<sub>DD</sub>=1.8V, Ta= -30℃ to 85℃, die)

Item	Signal	Cumb al	Condition	Rating		Units
item	Signal	Symbol	Symbol Condition		Max.	Units
Address hold time	- A0	tAH8		10	_	
Address setup time	_ A0	tAW8		20	_	ns
System cycle time (WRITE)		tCYC8		245	_	
/WR L pulse width (WRITE)	WR	tCCLW		100	_	
/WR H pulse width (WRITE)		tCCHW		145	_	
System cycle time (READ)		tCYC8	When read from frame memory	250	_	
/RD L pulse width (READ)	RD (FM)	tCCLR		70	_	ns
/RD H pulse width (READ)		tCCHR		180	_	
WRITE data setup time	D0 to D7	tDS8		70	_	]
WRITE data hold time	D0 to D7	tDH8		20	_	]

<sup>\*1</sup> The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) ≤ (tCYC8 − tCCLW − tCCHW) for (tr + tf) ≤ (tCYC8 − tCCLR − tCCHR) are specified.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tCCLW and tCCLR are specified as the overlap between /CS being "L" and WR and RD being at the "L" level.

# 11.2 Parallel Interface Characteristics bus (6800-series MCU)




Figure 11.2 Parallel Interface characteristics (6800-Series MCU)

( $V_{DD}$ =2.8V, Ta= -30°C to 85°C, die)

Item	Signal	Symbol	Condition	Rating		Units	
item	Signal	Symbol	Condition	Min.	Max.	Office	
Address hold time	A0	tAH6		10	_		
Address setup time	AU	tAW6		20	_	ns	
System cycle time (WRITE)		tCYC6		155	_		
/WR L pulse width (WRITE)	Е	tEWHW		95	_		
/WR H pulse width (WRITE)		tEWLW		60	_		
System cycle time (READ)		tCYC6	When read from frame	175	_		
/RD L pulse width (READ)	RD (FM)	tEWHR		110	_	ns	
/RD H pulse width (READ)		tEWHR	memory	65	_		
WRITE data setup time	D0 to D7	tDS6		50	_		
WRITE data hold time	ט ט ט	tDH6		10	_		

 $(V_{DD}=1.8V, Ta=-30$ °C to 85°C, die)

ltom	Signal	Samp of	Condition	Rating		Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	۸٥	tAH6		15	_	
Address setup time	A0	tAW6		20		ns
System cycle time (WRITE)	Е	tCYC6		210	_	
/WR L pulse width (WRITE)		tEWHW		130	_	
/WR H pulse width (WRITE)		tEWLW		80	_	
System cycle time (READ)		tCYC6	When read from frame	300		
/RD L pulse width (READ)	RD (FM)	tEWHR		200	_	ns
/RD H pulse width (READ)		tEWHR	memory	100	_	
WRITE data setup time	D0 to D7	tDS6		55	_	
WRITE data hold time	לם טו טם	tDH6		10		

<sup>\*1</sup> The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) ≤ (tCYC6 − tEWLW − tEWHW) for (tr + tf) ≤ (tCYC6 − tEWLR − tEWHR) are specified.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tEWLW and tEWLR are specified as the overlap between /CS being "L" and E.

# 11.3 Serial Interface Characteristics (3-pin Serial)




Figure 11.3 3-pin Serial Interface Characteristics

 $(V_{DD}=2.8V, Ta=-30^{\circ}C \text{ to } 85^{\circ}C, die)$ 

Item	Cianal	Cumbal	Condition	Rating		Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock period (write)		tSCYCW		80	_	
SCL "H" pulse width (write)	SCL	tSHW		25	_	
SCL "L" pulse width (write)		tSLW		25	_	
Data setup time	SI	tSDS		20	_	ns
Data hold time	Si	tSDH		20	_	
CS-SCL time	/CS	tCSS		25	_	
CS-SCL time	/03	tCSH		25	_	

 $(V_{DD}=1.8V, Ta=-30^{\circ}C \text{ to } 85^{\circ}C, die)$ 

Item	Cianal	Symbol	Condition	Rating		Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock period (write)		tSCYCW		100	_	
SCL "H" pulse width (write)	SCL	tSHW		35	_	
SCL "L" pulse width (write)		tSLW		35	_	
Data setup time	CI	tSDS		30	_	ns
Data hold time	SI	tSDH		30	_	
CS-SCL time	/CS	tCSS		35	_	
CS-SCL time	/03	tCSH		35	_	

<sup>\*1</sup> The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the standard.

# 11.4 Serial Interface Characteristics (4-pin Serial)




Figure 11.4 4-pin Serial Interface Characteristics

(V<sub>DD</sub>=2.8V, Ta= -30℃ to 85℃, die)

Itom	Signal	Sumb al	Condition	Rating		Units
Item	Signai	Symbol	Symbol Condition		Max.	Units
Serial clock period (write)		tSCYCW		80	_	
SCL "H" pulse width (write)	SCL	tSHW		25	_	
SCL "L" pulse width (write)		tSLW		25	_	
Address setup time	A0	tSAS		15	_	
Address hold time		tSAH		20	_	ns
Data setup time	SI	tSDS		20	_	
Data hold time	31	tSDH		20	_	
CS-SCL time	/CS	tCSS		25	_	
CS-SCL time	/03	tCSH		25	_	

(V<sub>DD</sub>=1.8V, Ta= -30℃ to 85℃, die)


Itom	Signal	Symphol	Condition	Rating		Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock period (write)		tSCYCW		100	_	
SCL "H" pulse width (write)	SCL	tSHW		35	_	
SCL "L" pulse width (write)		tSLW		35	_	
Address setup time	A0	tSAS		25	_	
Address hold time	AU	tSAH		30	_	ns
Data setup time	SI	tSDS		30	_	
Data hold time	Si	tSDH		30	_	
CS-SCL time	/CS	tCSS		35	_	
CS-SCL time	/03	tCSH		35	_	

<sup>\*1</sup> The input signal rise and fall time (tr, tf) are specified at 15 ns or less.


 $<sup>^{\</sup>ast}2$  All timing is specified using 20% and 80% of VDD as the standard.

## 11.5 Ouput access/disable timing measurement method

◆ Parallel interface (8080-series)




◆ Serial interface (3-line)



### Note:

- 1. pull-up/pull-down resistor:  $3K\Omega \pm 5\%$ ; pull-up/pull-down capacitor: 8 or 30 pF  $\pm 10\%$
- 2. Capacitances and resistances of the oscilloscope's probe must be included externals components in these measurements.

## 12. RESET TIMING



(VSS=0V, VDDI=1.65V to 3.0V, VDDA=2.4V to 3.3V, Ta = -30 to  $70^{\circ}$ C)


Item	Signal	Symbol	Condition		Rating	Unito
item	item Signal Symbol	Symbol	Condition		Max.	Units
Reset "L" pulse width	/RST	tRW		10	_	us
Donat time		±D.T		_	5	m.c
Reset time		tRT			(*note 5)	ms
				_	120	
					(*note 6,7)	ms

#### Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from EEPROM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of /RST
- 2. Spike due to an electrostatic discharge on /RST line does not cause irregular system reset according to the table below:

/RST Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 9µs	Reset
Between 5µs and 9µs	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:




- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 120msec after releasing RST before sending commands. Also Sleep Out command cannot be sent for 120msec.

## 13. THE MPU INTERFACE (REFERENCE EXAMPLES)


The ST7625 Series can be connected to either 8080 Series MPUs or to 6800 Series MPUs. Moreover, using the serial interface it is possible to operate the ST7625 series chips with fewer signal lines.

The display area can be enlarged by using multiple ST7625 Series chips. When this is done, the chip select signal can be used to select the individual ICs to access.


#### (1) 8080 Series MPUs




#### (2) 6800 Series MPUs



## (3) Using the Serial Interface (4-line interface)




## (4) Using the Serial Interface (3-line interface)




# **A- Application Note**

# A1 - 8080-16bit / COM interlace Mode




## A2 -6800-16bit / COM interlace Mode

6800-16 Bit IF1:IF2:IF3=1:0:0



## A3 -8080-8bit / COM interlace Mode


8080-8 Bit IF1:IF2:IF3=1:1:0



## A4 - 6800-8bit / COM interlace Mode


6800-8 Bit

IF1:IF2:IF3=0:1:1





## A5 - 4L SPI / COM interlace Mode

8 Bit 4SPI IF1:IF2:IF3=0:0:1





## A6 - 4L SPI / COM interlace Mode






## A7 - Power On flow and sequence






# A8 - Power off flow and sequence



## A9 -OTP Burning Flow:



```
A10 - Software coding flow
void Initial LCD Module(void)
    -----disable autoread + Manual read once ------
         Write(COMMAND,0xD7);
                                                   // Auto Load Set
         Write(DATA,0x1F);
                                                   // Auto Load Disable
         Write(COMMAND,0xE0);
                                                  // EE Read/write mode
         Write(DATA,0x00);
                                                 // Set read mode
                                                 // Delay 10ms
         delayms(10);
         Write(COMMAND,0xE3);
                                                 // Read active
         delayms(20):
                                                  // Delay 20ms
         Write(COMMAND,0xE1);
                                                  // Cancel control
           ----- Sleep OUT -----
         Write(COMMAND, 0x28);
                                                 // Display Off
         Write(COMMAND, 0x11);
                                                  // Sleep Out
                                                  // Delay 50ms
         delayms(50);
           ------Vop setting-----
                                                 //Set Vop by initial Module
         Write(COMMAND,0xC0);
         Write(DATA, 0xB9):
                                                   //Vop = 11V
         Write(DATA, 0x00);
                                                   // base on Module
             -----Set Register-----
         Write(COMMAND,0xC3);
                                                 // Bias select
         Write(DATA,0x02);
                                                  // 1/10 Bias, base on Module
         Write(COMMAND,0xC4);
                                                 // Setting Booster times
                                                 // Booster X 8
         Write(DATA,0x07);
                                                 // Booster eff
         Write(COMMAND,0xC5);
                                                 // BE = 0x01 (Level 2)
         Write(DATA,0x01);
                                                 // Vg with booster x2 control
         Write(COMMAND,0xCB);
         Write(DATA,0x01);
                                                 // Vg from Vdd2
         Write(COMMAND,0xD0);
                                                  // Analog circuit setting
         Write(DATA,0x1D);
         Write(COMMAND,0x3A);
                                                   // Color mode = 65k
         Write(DATA,0x05);
         Write(COMMAND,0x36);
                                                   // Memory Access Control //
         Write(DATA,0x08);
         Write(COMMAND, 0xB5);
                                                   // N-Line
         Write(DATA, 0x01);
                                                   // RST, 2-line inversion
         Write(COMMAND,0xF7);
                                                   // command for temp sensitivity.
         Write(DATA,0x06);
         1. Set Gamma table for Module, please refer spec setting.
         2. Set Temp compensation for Module, please refer spec setting.
         Write(COMMAND,0x2A);
                                                   // Set COL By Module
                                                   // 0~95
         Write(DATA,0x00);
         Write(DATA,0x5F);
         Write(COMMAND,0x2B);
                                                  // Set Page By Module
         Write(DATA,0x00):
                                                  // 0~95
         Write(DATA,0x5F);
         Write(COMMAND, 0x29);
                                                  // Display On
}
```

```
//-----Fine tune vop offset------
void Fine_Tune_Vop(void)
{
      Show_Image();
                                                  //Display a image
         ----- Display ON -----
       /_____, UX29 ); // Display On
//rite( COMMAND 0xC1):
      Write(COMMAND, 0x29);
      Write( COMMAND, 0xC1);
                                                  //Fine tuning Vop here by command
                                                  0xc1(VopOffsetInc),0xc2(VopOffsetDec).
      Write( COMMAND, 0xC2);
      Note#1
}
void OTP_Writing(void)
        ------Display OFF-----
                                                 // Display Off
      Write(COMMAND, 0x28);
      Delayms(50);
                                                  // delay 50ms
                   ---OTP writing-----
      Write( COMMAND, 0x00F0 );
                                                  // Keep Frame Rate
      Write( DATA, 0x0012 );
                                                   //
      Write( DATA, 0x0012 );
      Write( DATA, 0x0012 );
      Write( DATA, 0x0012 );
      Write( COMMAND, 0x00E4 );
                                                  //OTP selection
      Write( DATA, 0x0058 );
                                                  // Select OTP
      Write( COMMAND, 0x00E5 );
                                                 // Set OTP writing setup
      Write( DATA, 0x0009 );
                                                 // Read/write mode setting
      Write( COMMAND, 0x00E0 );
      Write( DATA, 0x0020 );
                                                  // Set Write mode
                                                  //Delay 100ms
      Delayms(100);
      Write( COMMAND, 0x00E2 );
                                                  // Write active
      Delayms(100);
                                                  //Delay 100ms
      Write( COMMAND, 0x00E1 );
}
Note:
```

- #1. In this section"+" & "-" key button, please execute Write(COMMAND,0xC1) to increase one step at Vop and execute Write(COMMAND,0xC2) to decrease one step at Vop, if necessary.
- #2. TC is turned on in burning flow. If LCD module is too dark or bright, it's an effect of backlight.

	ST7625 Specification Revision History						
Version	Version Date Description						
0.x		Preliminary version					
1.0	2007/2/14	First issue					
1.1	2007/5/9	Redefine the programming mechanism of non-volatility memory.					
1.2	2007/6/5	<ol> <li>Add cmd E5 description</li> <li>8080 interface timing modify</li> </ol>					
1.3	2007/8/22	Add ST7625-G3 and ST7625-G4 description.					