

新德科技股份有限公司



NT7065B

40-Channel Segment / Common Driver For Dot Matrix LCD

Introduction

The NT7065B is a LCD driver IC which is fabricated by low power CMOS technology. Basically this IC consists of 20 x 2 bit bi-directional shift register, 20 x 2 bit data latch and 20 x 2 bit driver. This IC can be used as common or segment driver.

Function

- · Dot matrix LCD driver with 40 channel output.
- · Selects function to use common/segment drivers simultaneously.
- · Input / Output signal.
 - -Output: 20 x 2 channel waveform for LCD driving
 - -Input: Serial display date and control signal from the controller LSI. Bias voltage (V1-V6)

Features

- Display driving bias: static~1/5
- Power supply voltage: 2.7~5.5V
- · Supply voltage for display: 3~10V (V_{LCD}=V_{DD}-V_{EE})
- · Interface: (Controller NT7066U, NT7070B, NT7076U)
- · CMOS Process
- · Bare chip available




新德科技股份有限公司



NT7065B

Block Diagram





新德科技股份有限公司



NT7065B

Pin Description

				_			_	
INPUT/ OUTPUT	NA	ME	DESCRIPTION		INTERFACE			
	Operating voltage			For logical circuit (2.7~5.5V)				
Power				0V(GND)				Power Supply
	Negative Supply Voltage							
Input	Bias Voltage			Bias voltage level for LCD driver (select				Power
Output		LCD Driver	/				LCD	
Input		Bias Voltage	Bias voltage level for LCD drive (non-select level)				Power	
Input	Part1	Data Interface	regist	SHL1 V _{DD} GND	DL out in	1 t	DR1 in out	V _{DD} or GND
Input/ Output			Data	input/outp	out of par	t1 shi	ft register	Controller or NT7065B
Output		LCD Driver	LCD driver output			LCD		
Input		Bias Voltage	Bias voltage level for LCD drive (non-select level)			Power		
Input	Part2	Data Interface	regist		DL	2	DR2 in out	V _{DD} or GND
Input/ Output			Data	input/outp	out of par	t2 shi	ft register	Controller or NT7065B
Input			PAR	T FCS	CL1	CL	2 M polarity	
Input			1	GND	Latch clock	Shift c	lock	1
Input			of M By se	V _{DD} GND V _{DD} Vlatch clock signal are etting FCS	Latch clock k of disp changed to V _{DD} lo	Shift c	ta and polarity CS signal. user can select	
	Power Input Output Input Input/ Output Output Input Input	Power Operation Negative Su Input Bias V Output Input Input Input/ Output Input Input Input Alternated si drive Input Data shift/	Power Operating Voltage	Power Operating Voltage For Id OV(G) Negative Supply Voltage For Id OV(G) Negative Supply Voltage For Id Data Input For Id Input For Id Data Interface For Id Data Input For Id Data I	Power Operating Voltage	Output	Power Operating Voltage	Power Operating Voltage For logical circuit (2.7~5.5V) OV(GND)



新德科技股份有限公司



NT7065B

Maximum Absolute Limit (Ta=25°ℂ)

Characteristic	Symbol	Value	Unit
Power supply voltage	$V_{ m DD}$	-0.3~+7.0	V
Driver supply voltage	$ m V_{LCD}$	V_{DD} -10.5~ V_{DD} +0.3	V
Input voltage 1	$ m V_{IN1}$	$-0.3 \sim V_{DD} + 0.3$	V
Input voltage 2 (V1~V6)	$ m V_{IN2}$	$V_{DD} + 0.3 \sim V_{EE} - 0.3$	V
Operating temperature	Topr	-30~+85	$^{\circ}$ C
Storage temperature	Tstg	-55~+125	$^{\circ}$ C

- · Voltage grater than above may damage to the circuit
- VEE connect a protection resistor (220 $\Omega \pm 5\%$)

Electrical Characteristics

DC characteristics ($V_{DD}=2.7\sim5.5V$, $V_{DD}-V_{EE}=3\sim10V$, $Ta=+25^{\circ}C$)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Operating current*	I_{DD}	f_{CL2} =400KHz	-	1	mA	
Supply current*	I_{EE}	$f_{CL1}=1KHz$	-	10	$\mu \mathbf{A}$	-
Input high voltage	$V_{ m IH}$		$0.7V_{DD}$	$V_{ m DD}$	V	CL1,CL2,DL1,
Input low voltage	$V_{ m IL}$	•	0	0.3_{VDD}	•	DL2,DR1,DR2,
Input leakage current	I_{LKG}	$V_{IN}=0\sim VDD$	-5	5	μ A	SHL1,SHL2,M, FCS
Output high voltage	V_{OH}	I_{OH} =-0.4mA	V_{DD} -0.4	-		DL1,DL2,DR1,
Output low voltage	V_{OL}	I_{OL} =+0.4mA	-	0.4	V	DR2
Voltage descending	V_{D1}	I _{ON} =0.1mA for one of SC1~SC40	-	1.1		V(V1~V6)-SC(
	V_{D2}	I_{ON} =0.05mA for one of SC1~SC40	-	1.5		SC1~SC40)
Leakage current	I_V	$V_{IN}=V_{DD}\sim V_{EE}$ (output SC1 \sim SC40 :	-10	10	μ A	V1~V6
		floating)				

^{*}Input/Output current is excluded; When input at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply, To avoid this, input level must be fixed at "H" or "L".



新德科技股份有限公司




NT7065B

AC characteristics (V_{DD}=2.7~5.5V, V_{DD}-V_{EE}=3~10V, Ta=+25°C)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Data shift frequency	f_{CL}	-	-	400	KHz	CL2
Clock high level width	t_{WCKH}	-	800	-		CL1, CL2
Clock low level width	$t_{ m WCKL}$	-	800	-		CL2
Clock set-up time	$t_{ m SL}$	From CL2 to CL1	500	-		
	t_{LS}	From CL1 to CL2	500	-		CL1, CL2
Clock rise/fall time	$t_{\rm R}/t_{\rm F}$	-	-	200	nS	
Data set-up time	$t_{ m SU}$	-	300	-		DL1,DL2,DR1,
Data hold time	t_{DH}	-	300	-		DR2,FLM
Data delay time	t_{D}	CL=15pF	-	500		DL1,DL2,DR1,
						DR2

Timing Characteristics





新德科技股份有限公司




NT7065B

Functional Description


1) To drive segment type

When the FCS is connected to GND, NT7065B (SC1~SC40) is operated as segment driver.



2) To drive common type

When the FCS is connected to V_{DD}, only part2 (SC21~SC40) of NT7065S is operated as common driver.






新德科技股份有限公司



NT7065B

LCD Output Waveforms



^{*1:} To use for same function of part1 and part2, V3 and V5, V4 and V6 of power supply for LCD driver are short circuited respectively.




新德科技股份有限公司




NT7065B

Application circuit

1) Segment driver



2) Common driver






新德科技股份有限公司



NT7065B

3) Segment/Common driver






新德科技股份有限公司



NT7065B

Pad Diagram

Note: Please connects the substrate to V_{DD} or floating





新德科技股份有限公司



NT7065B

Pad Location

Note: (0,0) is center in the chip

P	ad	Coord	linates	P	ad	Coordinates	
NO.	Name	X	Y	NO.	Name	X	Y
1	VEE	-1120.20	-642.50	31	SC28	1117.50	865.20
2	CL1	-1062.50	-865.20	32	SC27	992.50	865.20
3	CL2	-937.50	-865.20	33	SC26	867.50	865.20
4	GND	-812.50	-865.20	34	SC25	742.50	865.20
5	DL1	-687.50	-865.20	35	SC24	617.50	865.20
6	DR1	-562.50	-865.20	36	SC23	492.50	865.20
7	DL2	-437.50	-865.20	37	SC22	367.50	865.20
8	DR2	-312.50	-865.20	38	SC21	242.50	865.20
9	M	-187.50	-865.20	39	SC20	117.50	865.20
10	SHL1	-62.50	-865.20	40	SC19	-7.50	865.20
11	SHL2	62.50	-865.20	41	SC18	-132.50	865.20
12	FCS	187.50	-865.20	42	SC17	-257.50	865.20
13	V1	332.50	-865.20	43	SC16	-382.50	865.20
14	V2	457.50	-865.20	44	SC15	-507.50	865.20
15	V3	582.50	-865.20	45	SC14	-632.50	865.20
16	V4	707.50	-865.20	46	SC13	-757.50	865.20
17	V5	832.50	-865.20	47	SC12	-882.50	865.20
18	V6	957.50	-865.20	48	SC9	-1120.20	857.20
19	SC40	1082.50	-865.20	49	SC10	-1120.20	732.50
20	SC39	1120.20	-627.50	50	SC11	-1120.20	607.50
21	SC38	1120.20	-502.50	51	SC8	-1120.20	482.50
22	SC37	1120.20	-377.50	52	SC7	-1120.20	357.50
23	SC36	1120.20	-252.50	53	VDD	-1120.20	232.50
24	SC35	1120.20	-127.50	54	SC6	-1120.20	107.50
25	SC30	1120.20	-2.50	55	SC5	-1120.20	-17.50
26	SC31	1120.20	122.50	56	SC4	-1120.20	-142.50
27	SC32	1120.20	247.50	57	SC3	-1120.20	-267.50
28	SC33	1120.20	372.50	58	SC2	-1120.20	-392.50
29	SC34	1120.20	479.50	59	SC1	-1120.20	-517.50
30	SC29	1120.20	622.50				