




# 80COMMON x 104RGB LCD DRIVER FOR 4,096-COLOR STN DISPLAY

#### **■** GENERAL DESCRIPTION

The **NJU6818** is an 80COMMON x 104RGB LCD driver for 4,096-color STN display. It contains common drivers, RGB drivers, a serial and a parallel MPU interface circuit, an internal LCD power supply, grayscale palettes and 99,840-bit display data RAM. The segment drivers for RGB (Red, Green, Blue) independently produce optimum 16 grayscales from a built-in 32-grayscale palette, and the LSI achieves 4,096 colors (16x16x16).

In addition, the **NJU6818** operates with a low voltage of 1.7V and a low operating current, therefore it is ideally suited for battery-powered handheld applications.

#### PACKAGE



**BUMP CHIP** 

#### **■ FEATURES**

4,096-color STN LCD driver

Built-in LCD Drivers
 : 80-common Drivers x 104RGB Drivers (312-segment Drivers in B&W)

Built-in Display Data RAM (DDRAM) : 99,840 bits for Graphic Display

• Programmable Display Mode

- Variable 16-grayscale Mode
 - Variable 8-grayscale Mode
 - Fixed 8-grayscale Mode
 - B&W Mode
 : 4,096 Colors
 : 256 Colors
 : Black & White

• 8-/16-bit Parallel Interface Selectable

• 8-/16-bit Bus Length for Display Data Selectable

• 3-/4-line Serial Interface Selectable

Programmable Duty Ratio and Bias Ratio

• Programmable Internal Voltage Booster : Maximum 6 times

Programmable Contrast Control
 : 128-step Electrical Variable Resistor (EVR)

Various Useful Instructions

• Chip Identification (ID) Function

● Low Operating Current : 450uA Typical at V<sub>DD</sub>=3V, 4-time Boost, Checker Flag Display

Low Logic Voltage : 1.7V to 3.3VWide LCD Voltage Range : 5.0V to 18.0V

C-MOS Technology

• Slim Chip for COG

Package : Bump Chip / TCP

#### **TABLE OF CONTENTS**

■ GENERAL DESCRIPTION PACKAGE	1
■ FEATURES	1
■ PAD LOCATION	5
■ PAD COORDINATES 1	9
PAD COORDINATES 2	10
PAD COORDINATES 3	11
PAD COORDINATES 4	12
■ PAD COORDINATES 5	13
■ BLOCK DIAGRAM	14
LCD POWER SUPPLY BLOCK DIAGRAM	15
■ TERMINAL DESCRIPTION 1	16
■ TERMINAL DESCRIPTION 2	17
■ TERMINAL DESCRIPTION 3	18
■ FUNCTIONAL DESCRIPTION	
(1) MPU INTERFACE	
(1-1) Selection of Parallel/Serial Interface Mode	19
(1-2) Selection of MPU Mode	
(1-3) Data Recognition(1-4) Selection of 3-/4-line Serial Interface Mode	
(1-5) 4-line Serial Interface Mode	19
(1-6) 3-line Serial Interface Mode(1-7) Accessing DDRAM	
(1-7) Accessing DDRAM(1-8) Accessing Instruction Register	
(1-9) Selection of 8-/16-bit Bus Length (Parallel Interface Mode)	22
(2) INITIAL DISPLAY LINE REGISTER	
(3) COLUMN AND ROW ADDRESS COUNTERS	
(4) DDRAM	
(4-1) DDRAM Address Range	
(4-2) Window Area for DDRAM Access(4-3) Segment Direction	
(4-4) Bit Assignment of Display Data	
(4-4-1) Bit Assignment Overview	
(4-4-3) Bit Assignment in Variable 8-level Gradation Mode	
(4-4-4) Bit Assignment in Fixed 8-level Gradation Mode	
(4-4-5) Bit Assignment in B&W Mode(4-5) Write Data and Read Data	
(5) GRAYSCALE CONTROL CIRCUIT	
(5-1) Display Mode Selection	39
(5-1-1) Variable 8-grayscale Mode(5-1-2) Variable 8-grayscale Mode	
(5-1-2) Variable 8-grayscale Mode(5-1-3) Fixed 8-grayscale Mode	
(5-1-4) B&W Mode	39
(6) GRAYSCALE PALETTE	
(6-1) Grayscale Selection in Variable 16-grayscale Mode	
(6-3) Grayscale Selection in Fixed 8-grayscale Mode	
(6-4) Grayscale Selection in B&W Mode	




(7) DISPLAY TIMING GENERATOR	43
(8) DATA LATCH CIRCUIT	43
(9) COMMON DRIVERS AND SEGMENT DRIVERS	43
(10) OSCILLATOR	44
(10-1) Using Internal Resistor (CKS=0)	
(10-2) Using External Resistor (CKS=1)	
(10-3) Using External Clock (CKS=1)	
(11) LCD POWER SUPPLY(11-1) Voltage Booster	
(11-1) Voltage Booster	
(11-2-1) Reference Voltage Generator	46
(11-2-2) Voltage Regulator(11-2-3) Electrical Variable Resistor (EVR)	
(11-2-3) Electrical variable Resistor (EVR)	
(11-3) External Components for LCD Power Supply	47
(11-4) Discharge Circuit	
(11-5) Power ON/OFF(11-5-1) Power ON/OFF in Using Internal LCD Power Supply	
(11-5-2) Power ON/OFF in Using External LCD Power Supply	
(12) RESET FUNCTION	51
(13) INSTRUCTION TABLES	52
(13-1) Instruction Table and Register Address	52
(13-2) Instruction Table 0 (RE2, RE1, RE0)=(0, 0, 0)	
(13-3) Instruction Table 1 (RE2, RE1, RE0)=(0, 0, 1)	
(13-4) Instruction Table 2 (RE2, RE1, RE0)=(0, 1, 0)(13-5) Instruction Table 3 (RE2, RE1, RE0)=(0, 1, 1)	
(13-6) Instruction Table 4 (RE2, RE1, RE0)=(1, 0, 0)	
(13-7) Instruction Table 5 (RE2, RE1, RE0)=(1, 0, 1)	58
(14) INSTRUCTION DESCRIPTIONS	
(14-1) Display Data Write	
(14-2) Display Data Read(14-3) Column Address	
(14-4) Row Address	
(14-5) Initial Display Line	
(14-6) N-line Inversion	
(14-7) Display Control (1)(14-8) Display Control (2)	
(14-9) Increment Control	
(14-10) Power Control	
(14-11) Duty Cycle Ratio	
(14-12) Boost Level /ID Code Read(14-13) LCD Bias Ratio	
(14-14) Instruction Table Select	
(14-15) Palette A / B / C	
(14-16) Initial COM(14-17) Duty-1 /Display Clock ON/OFF	
(14-17) Duty-17 Display Clock ON/OFF (14-18) Display Mode Control	
(14-19) Bus Length	
(14-20) EVR Control	
(14-21) Frequency Control(14-22) Discharge ON/OFF	
(14-23) Register Address	
(14-24) Register Read /ID Code Read	
(14-25) Window End Column Address	76
(14-26) Window End Row Address	
(14-27) Initial Line-reverse Address(14-28) Last Line-reverse Address	
(14-29) Line Reverse ON/OFF	77
(14-30) Upper/Lower Palette Select	78

(14-31) PWM Control	78
(15) CHIP IDENTIFICATION (ID) CODE	79
(16) PARTIAL DISPLAY FUNCTION	79
(17) SWAP FUNCTION	80
(17-1) Swap Function in Variable 16-grayscale Mode	
(17-2) Swap Function in Variable 8-grayscale Mode	
(17-3) Swap Function in Fixed 8-grayscale Mode(17-4) Swap Function in B&W Mode	
(18) RELATION BETWEEN ROW ADDRESS AND COMMON DRIVER	
(18-1) SHIFT=0, Initial Display Line "0", Duty Cycle Ratio "1/81"	88
(18-2) SHIFT=0, Initial Display Line "0", Duty Cycle Ratio "1/13"	89
(18-3) SHIFT=1, Initial Display Line "0", Duty Cycle Ratio "1/81"	90 91
(18-5) SHIFT=0, Initial Display Line "0", Duty Cycle Ratio "1/81", Duty-1 ON	92
(19) TYPICAL INSTRUCTION SEQUENCES	
(19-1) Initialization Sequence in Using Internal LCD Power Supply	
(19-2) Initialization Sequence in Using External LCD Power Supply	
(19-3) Display Data Write Sequence(19-4) Partial Display Sequence	
(19-5) Power OFF Sequence	
■ ABSOLUTE MAXIMUM RATINGS	98
■ RECOMMENDED OPERATING CONDITIONS	98
■ DC CHARACTERISTICS	99
■ OSCILLATION FREQUENCY AND FRAME FREQUENCY	100
	102
■ AC CHARACTERISTICS	
	102
AC CHARACTERISTICS	
(1) Write Operation (Parallel Interface / 80-series MPU)	103
(1) Write Operation (Parallel Interface / 80-series MPU)	103 104
(1) Write Operation (Parallel Interface / 80-series MPU)	103 104 105
<ul> <li>(1) Write Operation (Parallel Interface / 80-series MPU)</li> <li>(2) Read Operation (Parallel Interface / 80-series MPU)</li> <li>(3) Write Operation (Parallel Interface / 68-series MPU)</li> <li>(4) Read Operation (Parallel Interface / 68-series MPU)</li> </ul>	103 104 105 106
<ul> <li>(1) Write Operation (Parallel Interface / 80-series MPU)</li> <li>(2) Read Operation (Parallel Interface / 80-series MPU)</li> <li>(3) Write Operation (Parallel Interface / 68-series MPU)</li> <li>(4) Read Operation (Parallel Interface / 68-series MPU)</li> <li>(5) Write Operation (Serial Interface)</li> </ul>	103 104 105 106
<ul> <li>(1) Write Operation (Parallel Interface / 80-series MPU)</li> <li>(2) Read Operation (Parallel Interface / 80-series MPU)</li> <li>(3) Write Operation (Parallel Interface / 68-series MPU)</li> <li>(4) Read Operation (Parallel Interface / 68-series MPU)</li> <li>(5) Write Operation (Serial Interface)</li> <li>(6) Read Operation (Serial Interface)</li> </ul>	103 104 105 106 107
<ul> <li>(1) Write Operation (Parallel Interface / 80-series MPU)</li> <li>(2) Read Operation (Parallel Interface / 80-series MPU)</li> <li>(3) Write Operation (Parallel Interface / 68-series MPU)</li> <li>(4) Read Operation (Parallel Interface / 68-series MPU)</li> <li>(5) Write Operation (Serial Interface)</li> <li>(6) Read Operation (Serial Interface)</li> <li>(7) Display Control Timing</li> </ul>	103104105106107
<ul> <li>(1) Write Operation (Parallel Interface / 80-series MPU)</li> <li>(2) Read Operation (Parallel Interface / 80-series MPU)</li> <li>(3) Write Operation (Parallel Interface / 68-series MPU)</li> <li>(4) Read Operation (Parallel Interface / 68-series MPU)</li> <li>(5) Write Operation (Serial Interface)</li> <li>(6) Read Operation (Serial Interface)</li> <li>(7) Display Control Timing</li> <li>(8) Input Clock Timing</li> </ul>	103104105106107108
<ul> <li>(1) Write Operation (Parallel Interface / 80-series MPU)</li> <li>(2) Read Operation (Parallel Interface / 80-series MPU)</li> <li>(3) Write Operation (Parallel Interface / 68-series MPU)</li> <li>(4) Read Operation (Parallel Interface / 68-series MPU)</li> <li>(5) Write Operation (Serial Interface)</li> <li>(6) Read Operation (Serial Interface)</li> <li>(7) Display Control Timing</li> <li>(8) Input Clock Timing</li> <li>(9) Reset Input Timing</li> </ul>	



#### **■ PAD LOCATION**



Chip Center :X=0um, Y=0um

Chip Size :X=19.25mm, Y= 2.50mm

Chip Thickness :625um  $\pm$  25um Bump Pitch :45um(Min) Bump Space : 19um

Bump Size : 26um x 120um Bump Height :17.5um(Typical)


Bump Material :Au

NOTE1) Multiple PADs with successive numbers are internally connected.

NOTE2) Dummy PADs, symbolized with DUMMY, are electrically open.

NOTE3) The purpose of this drawing is to show the order of PADs. Use "PAD CORDINATE TABLE 1 to 5" for design.






#### 

8888888899 888888889911	101: 100: 98: 98: 98: 98: 98:	1034 567	2001123	111111 155789	1223	3333	1335 1336 1356 1356 1356	11111111111111111111111111111111111111	161: 160: 159:	170: 169: 168:	178: 177:	186:
	DMY48 DNY48 VSSA D7 D7 D7 D7	7 DD DD DD D 1 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		DDDD14 53 XY 54	D15 DMY55 DWY55	VDMY56	DMY55 FLM SFLM SFLM SFLM SFLM SFLM SFLM SFLM	######################################	VICP63	DMY64	≷%	DMY <sub>65</sub>

#### **Alignment Mark 1**




a : 25μm

b : 50μm

Alignment Mark Coordinates ( -9445, 1070 ) ( 9445, -1070 )

#### Alignment Mark 2




c : 50µm

Alignment Mark Coordinates (9257, -1068)




00000000000	
COM COM DMY103 DMY104 DMY104 SEGGA S	
381 382 383 384 385 386 387 388 388 389 389 390	

#### **Alignment Mark 3**



 $d:50\mu m$   $e:20\mu m$ 

Alignment Mark Coordinates (-9257, -1068)





#### **■ PAD COORDINATES 1**

Chip Size 19.250um x 2.500um (Chip Center 0um x 0um )

						Chip Size		1 X Z,50	00µm (Chip	Center op	.m x υμm )
No.	PAD	X(µm)	Y(µm)	No.	PAD	X(µm)	Y(µm)	No.	PAD	X(μm)	Y(µm)
1	DMY <sub>0</sub>	-9067.5	-1055	52	DMY <sub>27</sub>	-6772.5	-1055	103	D <sub>9</sub>	-3487.5	-1055
2	DMY <sub>1</sub>	-9022.5	-1055	53	RS	-6727.5	-1055	104	DMY <sub>49</sub>	-3442.5	-1055
3	DMY <sub>2</sub>	-8977.5	-1055	54	RS	-6682.5	-1055	105	DMY <sub>50</sub>	-3307.5	-1055
4	V <sub>DDA</sub>	-8932.5	-1055	55	DMY <sub>28</sub>	-6637.5	-1055	106	D <sub>10</sub>	-3262.5	-1055
5	V <sub>DDA</sub>	-8887.5	-1055	56	DMY <sub>29</sub>	-6592.5	-1055	107	D <sub>10</sub>	-3217.5	-1055
6	DMY <sub>3</sub>	-8842.5	-1055	57	DMY <sub>30</sub>	-6547.5	-1055	108	D <sub>10</sub>	-3082.5	-1055
7	ID <sub>0</sub>	-8797.5	-1055	58	DMY <sub>31</sub>	-6502.5	-1055	109	D <sub>11</sub>	-3037.5	-1055
8	ID <sub>0</sub>	-8752.5	-1055	59	WRB	-6457.5	-1055	110	DMY <sub>51</sub>	-2992.5	-1055
9	DMY <sub>4</sub>	-8707.5	-1055	60	WRB	-6412.5	-1055	111	DMY <sub>52</sub>	-2857.5	-1055
10	DMY <sub>5</sub>	-8662.5	-1055	61	DMY <sub>32</sub>	-6367.5	-1055	112	DIVIT 52 D <sub>12</sub>	-2812.5	-1055
11			-1055	62		-6322.5	-1055	113			-1055
	DMY <sub>6</sub>	-8617.5			DMY <sub>33</sub>				D <sub>12</sub>	-2767.5	
12	DMY <sub>7</sub>	-8572.5	-1055	63	RDB	-6277.5	-1055	114	D <sub>13</sub>	-2632.5	-1055
13	ID <sub>1</sub>	-8527.5	-1055	64	RDB	-6232.5	-1055	115	D <sub>13</sub>	-2587.5	-1055
14	ID <sub>1</sub>	-8482.5	-1055	65	DMY <sub>34</sub>	-6187.5	-1055	116	DMY <sub>53</sub>	-2542.5	-1055
15	DMY <sub>8</sub>	-8437.5	-1055	66	DMY <sub>35</sub>	-6142.5	-1055	117	DMY <sub>54</sub>	-2407.5	-1055
16	DMY <sub>9</sub>	-8392.5	-1055	67	$V_{DDA}$	-6097.5	-1055	118	D <sub>14</sub>	-2362.5	-1055
17	$ID_2$	-8347.5	-1055	68	$V_{DDA}$	-6052.5	-1055	119	D <sub>14</sub>	-2317.5	-1055
18	$ID_2$	-8302.5	-1055	69	DMY <sub>36</sub>	-6007.5	-1055	120	D <sub>15</sub>	-2182.5	-1055
19	DMY <sub>10</sub>	-8257.5	-1055	70	DMY <sub>37</sub>	-5962.5	-1055	121	D <sub>15</sub>	-2137.5	-1055
20	DMY <sub>11</sub>	-8212.5	-1055	71	DMY <sub>38</sub>	-5917.5	-1055	122	DMY <sub>55</sub>	-2092.5	-1055
21	DMY <sub>12</sub>	-8167.5	-1055	72	DMY <sub>39</sub>	-5872.5	-1055	123	$V_{DD}$	-1957.5	-1055
22	DMY <sub>13</sub>	-8122.5	-1055	73	DMY <sub>40</sub>	-5737.5	-1055	124	$V_{DD}$	-1912.5	-1055
23	ID <sub>3</sub>	-8077.5	-1055	74	D <sub>0</sub> /SCL	-5692.5	-1055	125	$V_{DD}$	-1867.5	-1055
24	ID <sub>3</sub>	-8032.5	-1055	75	D <sub>0</sub> /SCL	-5647.5	-1055	126	$V_{DD}$	-1822.5	-1055
25	DMY <sub>14</sub>	-7987.5	-1055	76	D <sub>1</sub> /SDA	-5512.5	-1055	127	$V_{DD}$	-1777.5	-1055
26	$V_{SSA}$	-7942.5	-1055	77	D <sub>1</sub> /SDA	-5467.5	-1055	128	$V_{DD}$	-1732.5	-1055
27	V <sub>SSA</sub>	-7897.5	-1055	78	DMY <sub>41</sub>	-5422.5	-1055	129	$V_{DD}$	-1687.5	-1055
28	DMY <sub>15</sub>	-7852.5	-1055	79	DMY <sub>42</sub>	-5287.5	-1055	130	$V_{DD}$	-1642.5	-1055
29	SEL <sub>68</sub>	-7807.5	-1055	80	D <sub>2</sub>	-5242.5	-1055	131	V <sub>DD</sub>	-1597.5	-1055
30	SEL <sub>68</sub>	-7762.5	-1055	81	D <sub>2</sub>	-5197.5	-1055	132	DMY <sub>56</sub>	-1372.5	-1055
31	DMY <sub>16</sub>	-7717.5	-1055	82	D <sub>3</sub> /SMODE	-5062.5	-1055	133	CL	-1327.5	-1055
32	DMY <sub>17</sub>	-7672.5	-1055	83	D <sub>3</sub> /SMODE	-5017.5	-1055	134	CL	-1282.5	-1055
33	$V_{DDA}$	-7627.5	-1055	84	DMY <sub>43</sub>	-4972.5	-1055	135	FLM	-1147.5	-1055
34	V <sub>DDA</sub>	-7582.5	-1055	85	DMY <sub>44</sub>	-4837.5	-1055	136	FLM	-1102.5	-1055
35	DMY <sub>18</sub>	-7537.5	-1055	86	D <sub>4</sub> /SPOL	-4792.5	-1055	137	DMY <sub>57</sub>	-1102.5	-1055
36	DMY <sub>19</sub>	-7337.5 -7492.5	-1055	87	D <sub>4</sub> /SPOL	-4792.5 -4747.5	-1055	138	DMY <sub>58</sub>	-922.5	-1055
37	P/S	-7492.5 -7447.5	-1055	88	D <sub>4</sub> /3POL D <sub>5</sub>	-4747.5 -4612.5	-1055	139	FR	-922.5 -877.5	-1055
38	P/S			89							
		-7402.5	-1055		D <sub>5</sub>	-4567.5	-1055	140	FR	-832.5	-1055
39	DMY <sub>20</sub>	-7357.5	-1055	90	DMY <sub>45</sub>	-4522.5	-1055	141	CLK	-697.5	-1055
40	V <sub>SSA</sub>	-7312.5	-1055	91	DMY <sub>46</sub>	-4387.5	-1055	142	CLK	-652.5	-1055
41	V <sub>SSA</sub>	-7267.5	-1055	92	D <sub>6</sub>	-4342.5	-1055	143	DMY <sub>59</sub>	-607.5	-1055
42	DMY <sub>21</sub>	-7222.5	-1055	93	D <sub>6</sub>	-4297.5	-1055	144	DMY <sub>60</sub>	-472.5	-1055
43	RESB	-7177.5	-1055	94	D <sub>7</sub>	-4162.5	-1055	145	OSC <sub>1</sub>	-427.5	-1055
44	RESB	-7132.5	-1055	95	$D_7$	-4117.5	-1055	146	OSC <sub>1</sub>	-382.5	-1055
45	DMY <sub>22</sub>	-7087.5	-1055	96	DMY <sub>47</sub>	-4072.5	-1055	147	DMY <sub>61</sub>	-337.5	-1055
46	DMY <sub>23</sub>	-7042.5	-1055	97	$V_{SSA}$	-3937.5	-1055	148	DMY <sub>62</sub>	-292.5	-1055
47	$DMY_{24}$	-6997.5	-1055	98	$V_{SSA}$	-3892.5	-1055	149	OSC <sub>2</sub>	-157.5	-1055
48	DMY <sub>25</sub>	-6952.5	-1055	99	DMY <sub>48</sub>	-3757.5	-1055	150	OSC <sub>2</sub>	-112.5	-1055
49	CSB	-6907.5	-1055	100	D <sub>8</sub>	-3712.5	-1055	151	$V_{SS}$	22.5	-1055
50	CSB	-6862.5	-1055	101	D <sub>8</sub>	-3667.5	-1055	152	V <sub>SS</sub>	67.5	-1055
51	DMY <sub>26</sub>	-6817.5	-1055	102	D <sub>9</sub>	-3532.5	-1055	153	V <sub>SS</sub>	112.5	-1055



#### **■ PAD COORDINATES 2**

						Offip Oize	15,250μπ	1 / 2,0	υυμπι (Спір	Ochter op	<del>πι κ ομιπ )</del>
No.	PAD	X(µm)	Y(µm)	No.	PAD	X(μm)	Y(µm)	No.	PAD	X(µm)	Y(µm)
154	Vss	157.5	-1055	205	$V_{REG}$	2812.5	-1055	256	V <sub>EE</sub>	5467.5	-1055
155	Vss	202.5	-1055	206	V <sub>REG</sub>	2857.5	-1055	257	V <sub>EE</sub>	5512.5	-1055
156	Vss	247.5	-1055	207	V <sub>REG</sub>	2902.5	-1055	258	DMY <sub>70</sub>	5647.5	-1055
157	V <sub>SS</sub>	292.5	-1055	208	V <sub>REG</sub>	2947.5	-1055	259	DMY <sub>71</sub>	5692.5	-1055
158	Vss	337.5	-1055	209	V <sub>REG</sub>	2992.5	-1055	260	DMY <sub>72</sub>	5737.5	-1055
159	Vss	382.5	-1055	210	V <sub>REG</sub>	3037.5	-1055	261	DMY <sub>73</sub>	5782.5	-1055
160	DMY <sub>63</sub>	517.5	-1055	211	V <sub>REG</sub>	3082.5	-1055	262	DMY <sub>74</sub>	5827.5	-1055
161	V <sub>LCD</sub>	652.5	-1055	212	DMY <sub>67</sub>	3127.5	-1055	263	C1+	5872.5	-1055
162	V <sub>LCD</sub>	697.5	-1055	213	V <sub>REF</sub>	3172.5	-1055	264	C1+	5917.5	-1055
163	V <sub>LCD</sub>	742.5	-1055	214	V <sub>REF</sub>	3217.5	-1055	265	C1+	5962.5	-1055
164	V <sub>LCD</sub>	787.5	-1055	215	V <sub>REF</sub>	3262.5	-1055	266	C1+	6007.5	-1055
165	V <sub>LCD</sub>	832.5	-1055	216	V <sub>REF</sub>	3307.5	-1055	267	C1+	6052.5	-1055
166	V <sub>LCD</sub>	877.5	-1055	217	V <sub>REF</sub>	3352.5	-1055	268	DMY <sub>75</sub>	6097.5	-1055
167	V <sub>LCD</sub>	922.5	-1055	218	V <sub>REF</sub>	3397.5	-1055	269	DMY <sub>76</sub>	6142.5	-1055
168	V <sub>LCD</sub>	967.5	-1055	219	V <sub>REF</sub>	3442.5	-1055	270	C1-	6187.5	-1055
169	DMY <sub>64</sub>	1012.5	-1055	220	V <sub>REF</sub>	3487.5	-1055	271	C1-	6232.5	-1055
170	V <sub>1</sub>	1057.5	-1055	221	DMY <sub>68</sub>	3532.5	-1055	272	C1-	6277.5	-1055
171	V <sub>1</sub>	1102.5	-1055	222	V <sub>BA</sub>	3577.5	-1055	273	C1-	6322.5	-1055
172	V <sub>1</sub>	1147.5	-1055	223	V <sub>BA</sub>	3622.5	-1055	274	C1-	6367.5	-1055
173	V <sub>1</sub>	1192.5	-1055	224	V <sub>BA</sub>	3667.5	-1055	275	DMY <sub>77</sub>	6412.5	-1055
174	V <sub>1</sub>	1237.5	-1055	225	V <sub>BA</sub>	3712.5	-1055	276	DMY <sub>78</sub>	6457.5	-1055
175	V <sub>1</sub>	1282.5	-1055	226	V <sub>BA</sub>	3757.5	-1055	277	C2+	6502.5	-1055
176	V <sub>1</sub>	1327.5	-1055	227	V <sub>BA</sub>	3802.5	-1055	278	C2+	6547.5	-1055
177	V <sub>1</sub>	1372.5	-1055	228	V <sub>BA</sub>	3847.5	-1055	279	C2+	6592.5	-1055
178	V <sub>2</sub>	1507.5	-1055	229	V <sub>BA</sub>	3892.5	-1055	280	C2+	6637.5	-1055
179	V <sub>2</sub>	1552.5	-1055	230	DMY <sub>69</sub>	3937.5	-1055	281	C2+	6682.5	-1055
180	V <sub>2</sub>	1597.5	-1055	231	V <sub>SSH</sub>	3982.5	-1055	282	DMY <sub>79</sub>	6727.5	-1055
181	V <sub>2</sub>	1642.5	-1055	232	V <sub>SSH</sub>	4027.5	-1055	283	DMY <sub>80</sub>	6772.5	-1055
182	V <sub>2</sub>	1687.5	-1055	233	V <sub>SSH</sub>	4072.5	-1055	284	C2-	6817.5	-1055
183	V <sub>2</sub>	1732.5	-1055	234	V <sub>SSH</sub>	4117.5	-1055	285	C2-	6862.5	-1055
184	V <sub>2</sub>	1777.5	-1055	235	V <sub>SSH</sub>	4162.5	-1055	286	C2-	6907.5	-1055
185		1822.5	-1055	236	V <sub>SSH</sub>	4207.5	-1055	287	C2-	6952.5	-1055
186	DMY <sub>65</sub>	1867.5	-1055	237	V <sub>SSH</sub>	4252.5	-1055	288	C2-	6997.5	-1055
187	V <sub>3</sub>	1912.5	-1055	238	V <sub>SSH</sub>	4297.5	-1055	289	DMY <sub>81</sub>	7042.5	-1055
188	V <sub>3</sub>	1957.5	-1055	239	V <sub>SSH</sub>	4342.5	-1055	290	DMY <sub>82</sub>	7087.5	-1055
189	V <sub>3</sub>	2002.5	-1055	240	V <sub>OUT</sub>	4567.5	-1055	291	C3+	7132.5	-1055
190	V <sub>3</sub>	2047.5	-1055	241	V <sub>OUT</sub>	4612.5	-1055	292	C3+	7177.5	-1055
191	V <sub>3</sub>	2092.5	-1055	242	V <sub>OUT</sub>	4657.5	-1055	293	C3+	7222.5	-1055
192	V <sub>3</sub>	2137.5	-1055	243	V <sub>OUT</sub>	4702.5	-1055	294	C3+	7267.5	-1055
193	V <sub>3</sub>	2182.5	-1055	244	V <sub>OUT</sub>	4747.5	-1055	295	C3+	7312.5	-1055
194	V <sub>3</sub>	2227.5	-1055	245	Vout	4792.5	-1055	296	DMY <sub>83</sub>	7357.5	-1055
195	V <sub>4</sub>	2362.5	-1055	246	Vout	4837.5	-1055	297	DMY <sub>84</sub>	7402.5	-1055
196	$V_4$	2407.5	-1055	247	V <sub>OUT</sub>	4882.5	-1055	298	C3-	7447.5	-1055
197	$V_4$	2452.5	-1055	248	V <sub>OUT</sub>	4927.5	-1055	299	C3-	7492.5	-1055
198	$V_4$	2497.5	-1055	249	V <sub>EE</sub>	5152.5	-1055	300	C3-	7537.5	-1055
199	$V_4$	2542.5	-1055	250	V <sub>EE</sub>	5197.5	-1055	301	C3-	7582.5	-1055
200	$V_4$	2587.5	-1055	251	V <sub>EE</sub>	5242.5	-1055	302	C3-	7627.5	-1055
201	$V_4$	2632.5	-1055	252	$V_{EE}$	5287.5	-1055	303	DMY <sub>85</sub>	7672.5	-1055
202	V <sub>4</sub>	2677.5	-1055	253	V <sub>EE</sub>	5332.5	-1055	304	DMY <sub>86</sub>	7717.5	-1055
203	DMY <sub>66</sub>	2722.5	-1055	254	V <sub>EE</sub>	5377.5	-1055	305	C4+	7762.5	-1055
204	$V_{REG}$	2767.5	-1055	255	$V_{EE}$	5422.5	-1055	306	C4+	7807.5	-1055



#### **■ PAD COORDINATES 3**

						Onlip Oize	15,250μπ	1 / 2,0	σομπη (Onip	Ochici op	.m x uµm )
No.	PAD	X(µm)	Y(µm)	No.	PAD	X(µm)	Y(µm)	No.	PAD	X(µm)	Y(µm)
307	C <sub>4</sub> +	7852.5	-1055	358	COM <sub>24</sub>	8257.5	1055	409	SEGC <sub>7</sub>	5962.5	1055
308	C <sub>4</sub> +	7897.5	-1055	359	COM <sub>23</sub>	8212.5	1055	410	SEGA <sub>8</sub>	5917.5	1055
309	C <sub>4</sub> +	7942.5	-1055	360	COM <sub>22</sub>	8167.5	1055	411	SEGB <sub>8</sub>	5872.5	1055
310	DMY <sub>87</sub>	7987.5	-1055	361	COM <sub>21</sub>	8122.5	1055	412	SEGC <sub>8</sub>	5827.5	1055
311	DMY <sub>88</sub>	8032.5	-1055	362	COM <sub>20</sub>	8077.5	1055	413	SEGA <sub>9</sub>	5782.5	1055
312	C <sub>4</sub> -	8077.5	-1055	363	COM <sub>19</sub>	8032.5	1055	414	SEGB <sub>9</sub>	5737.5	1055
313	C <sub>4</sub> -	8122.5	-1055	364	COM <sub>18</sub>	7987.5	1055	415	SEGC <sub>9</sub>	5692.5	1055
314	C <sub>4</sub> -	8167.5	-1055	365	COM <sub>17</sub>	7942.5	1055	416	SEGA <sub>10</sub>	5647.5	1055
315	C <sub>4</sub> -	8212.5	-1055	366	COM <sub>16</sub>	7897.5	1055	417	SEGB <sub>10</sub>	5602.5	1055
316	C <sub>4</sub> -	8257.5	-1055	367	COM <sub>15</sub>	7852.5	1055	418	SEGC <sub>10</sub>	5557.5	1055
317	DMY <sub>89</sub>	8302.5	-1055	368	COM <sub>14</sub>	7807.5	1055	419	SEGA <sub>11</sub>	5512.5	1055
318	DMY <sub>90</sub>	8347.5	-1055	369	COM <sub>13</sub>	7762.5	1055	420	SEGB <sub>11</sub>	5467.5	1055
319	C <sub>5</sub> +	8392.5	-1055	370	COM <sub>12</sub>	7717.5	1055	421	SEGC <sub>11</sub>	5422.5	1055
320	C <sub>5</sub> +	8437.5	-1055	371	COM <sub>11</sub>	7672.5	1055	422	SEGA <sub>12</sub>	5377.5	1055
321	C <sub>5</sub> +	8482.5	-1055	372	COM <sub>10</sub>	7627.5	1055	423	SEGB <sub>12</sub>	5332.5	1055
322	C <sub>5</sub> +	8527.5	-1055	373	COM <sub>9</sub>	7582.5	1055	424	SEGC <sub>12</sub>	5287.5	1055
323	C <sub>5</sub> +	8572.5	-1055	374	COM <sub>8</sub>	7537.5	1055	425	SEGA <sub>13</sub>	5242.5	1055
324	DMY <sub>91</sub>	8617.5	-1055	375	COM <sub>7</sub>	7492.5	1055	426	SEGB <sub>13</sub>	5197.5	1055
325	DMY <sub>92</sub>	8662.5	-1055	376	COM <sub>6</sub>	7447.5	1055	427	SEGC <sub>13</sub>	5152.5	1055
326	C <sub>5</sub> -	8707.5	-1055	377	COM <sub>5</sub>	7402.5	1055	428	SEGA <sub>14</sub>	5107.5	1055
327	C <sub>5</sub> -	8752.5	-1055	378	COM <sub>4</sub>	7357.5	1055	429	SEGB <sub>14</sub>	5062.5	1055
328	C <sub>5</sub> -	8797.5	-1055	379	COM <sub>3</sub>	7312.5	1055	430	SEGC <sub>14</sub>	5017.5	1055
329	C <sub>5</sub> -	8842.5	-1055	380	COM <sub>2</sub>	7267.5	1055	431	SEGA <sub>15</sub>	4972.5	1055
330	C <sub>5</sub> -	8887.5	-1055	381	COM₁	7222.5	1055	432	SEGB <sub>15</sub>	4927.5	1055
331	DMY <sub>93</sub>	8932.5	-1055	382	COM <sub>0</sub>	7177.5	1055	433	SEGC <sub>15</sub>	4882.5	1055
332	DMY <sub>94</sub>	8977.5	-1055	383	DMY <sub>103</sub>	7132.5	1055	434	SEGA <sub>16</sub>	4837.5	1055
333	DMY <sub>95</sub>	9022.5	-1055	384	DMY <sub>104</sub>	7087.5	1055	435	SEGB <sub>16</sub>	4792.5	1055
334	DMY <sub>96</sub>	9067.5	-1055	385	DMY <sub>105</sub>	7042.5	1055	436	SEGC <sub>16</sub>	4747.5	1055
335	$DMY_{97}$	9430	-964	386	SEGA <sub>0</sub>	6997.5	1055	437	SEGA <sub>17</sub>	4702.5	1055
336	$DMY_{98}$	9430	-919	387	SEGB₀	6952.5	1055	438	SEGB <sub>17</sub>	4657.5	1055
337	$DMY_{98}$	9430	-874	388	SEGC₀	6907.5	1055	439	SEGC <sub>17</sub>	4612.5	1055
338	$DMY_{98}$	9430	-829	389	SEGA₁	6862.5	1055	440	SEGA <sub>18</sub>	4567.5	1055
339	$DMY_{99}$	9430	-784	390	SEGB <sub>1</sub>	6817.5	1055	441	SEGB <sub>18</sub>	4522.5	1055
340	DMY <sub>100</sub>	9067.5	1055	391	SEGC <sub>1</sub>	6772.5	1055	442	SEGC <sub>18</sub>	4477.5	1055
341	DMY <sub>101</sub>	9022.5	1055	392	SEGA <sub>2</sub>	6727.5	1055	443	SEGA <sub>19</sub>	4432.5	1055
342	DMY <sub>102</sub>	8977.5	1055	393	SEGB <sub>2</sub>	6682.5	1055	444	SEGB <sub>19</sub>	4387.5	1055
343	COM <sub>39</sub>	8932.5	1055	394	SEGC <sub>2</sub>	6637.5	1055	445	SEGC <sub>19</sub>	4342.5	1055
344	COM <sub>38</sub>	8887.5	1055	395	SEGA₃	6592.5	1055	446	SEGA <sub>20</sub>	4297.5	1055
345	COM <sub>37</sub>	8842.5	1055	396	SEGB <sub>3</sub>	6547.5	1055	447	SEGB <sub>20</sub>	4252.5	1055
346	COM <sub>36</sub>	8797.5	1055	397	SEGC <sub>3</sub>	6502.5	1055	448	SEGC <sub>20</sub>	4207.5	1055
347	COM <sub>35</sub>	8752.5	1055	398	SEGA <sub>4</sub>	6457.5	1055	449	SEGA <sub>21</sub>	4162.5	1055
348	COM <sub>34</sub>	8707.5	1055	399	SEGB <sub>4</sub>	6412.5	1055	450	SEGB <sub>21</sub>	4117.5	1055
349	COM <sub>33</sub>	8662.5	1055	400	SEGC₄	6367.5	1055	451	SEGC <sub>21</sub>	4072.5	1055
350	COM <sub>32</sub>	8617.5	1055	401	SEGA₅	6322.5	1055	452	SEGA <sub>22</sub>	4027.5	1055
351	COM <sub>31</sub>	8572.5	1055	402	SEGB₅	6277.5	1055	453	SEGB <sub>22</sub>	3982.5	1055
352	COM <sub>30</sub>	8527.5	1055	403	SEGC <sub>5</sub>	6232.5	1055	454	SEGC <sub>22</sub>	3937.5	1055
353	COM <sub>29</sub>	8482.5	1055	404	SEGA <sub>6</sub>	6187.5	1055	455	SEGA <sub>23</sub>	3892.5	1055
354	COM <sub>28</sub>	8437.5	1055	405	SEGB <sub>6</sub>	6142.5	1055	456	SEGB <sub>23</sub>	3847.5	1055
355	COM <sub>27</sub>	8392.5	1055	406	SEGC <sub>6</sub>	6097.5	1055	457	SEGC <sub>23</sub>	3802.5	1055
356	COM <sub>26</sub>	8347.5	1055	407	SEGA <sub>7</sub>	6052.5	1055	458	SEGA <sub>24</sub>	3757.5	1055
357	COM <sub>25</sub>	8302.5	1055	408	SEGB <sub>7</sub>	6007.5	1055	459	SEGB <sub>24</sub>	3712.5	1055



#### **■ PAD COORDINATES 4**

						Offip Oize	10,200μπ	1 / 2,0	υυμιτί (στιίρ	Ochter op	πικομιτί )
No.	PAD	X(μm)	Y(µm)	No.	PAD	X(μm)	Y(µm)	No.	PAD	X(µm)	Y(µm)
460	SEGC <sub>24</sub>	3667.5	1055	511	SEGC <sub>41</sub>	1372.5	1055	562	SEGC <sub>58</sub>	-922.5	1055
461	SEGA <sub>25</sub>	3622.5	1055	512	SEGA <sub>42</sub>	1327.5	1055	563	SEGA <sub>59</sub>	-967.5	1055
462	SEGB <sub>25</sub>	3577.5	1055	513	SEGB <sub>42</sub>	1282.5	1055	564	SEGB <sub>59</sub>	-1012.5	1055
463	SEGC <sub>25</sub>	3532.5	1055	514	SEGC <sub>42</sub>	1237.5	1055	565	SEGC <sub>59</sub>	-1057.5	1055
464	SEGA <sub>26</sub>	3487.5	1055	515	SEGA <sub>43</sub>	1192.5	1055	566	SEGA <sub>60</sub>	-1102.5	1055
465	SEGB <sub>26</sub>	3442.5	1055	516	SEGB <sub>43</sub>	1147.5	1055	567	SEGB <sub>60</sub>	-1147.5	1055
466	SEGC <sub>26</sub>	3397.5	1055	517	SEGC <sub>43</sub>	1102.5	1055	568	SEGC <sub>60</sub>	-1192.5	1055
467	SEGA <sub>27</sub>	3352.5	1055	518	SEGA <sub>44</sub>	1057.5	1055	569	SEGA <sub>61</sub>	-1237.5	1055
468	SEGB <sub>27</sub>	3307.5	1055	519	SEGB <sub>44</sub>	1012.5	1055	570	SEGB <sub>61</sub>	-1282.5	1055
469	SEGC <sub>27</sub>	3262.5	1055	520	SEGC <sub>44</sub>	967.5	1055	571	SEGC <sub>61</sub>	-1327.5	1055
470	SEGA <sub>28</sub>	3217.5	1055	521	SEGA <sub>45</sub>	922.5	1055	572	SEGA <sub>62</sub>	-1372.5	1055
471	SEGB <sub>28</sub>	3172.5	1055	522	SEGB <sub>45</sub>	877.5	1055	573	SEGB <sub>62</sub>	-1417.5	1055
472	SEGC <sub>28</sub>	3127.5	1055	523	SEGC <sub>45</sub>	832.5	1055	574	SEGC <sub>62</sub>	-1462.5	1055
473	SEGA <sub>29</sub>	3082.5	1055	524	SEGA <sub>46</sub>	787.5	1055	575	SEGA <sub>63</sub>	-1507.5	1055
474	SEGB <sub>29</sub>	3037.5	1055	525	SEGB <sub>46</sub>	742.5	1055	576	SEGB <sub>63</sub>	-1552.5	1055
475	SEGC <sub>29</sub>	2992.5	1055	526	SEGC <sub>46</sub>	697.5	1055	577	SEGC <sub>63</sub>	-1597.5	1055
476	SEGA <sub>30</sub>	2947.5	1055	527	SEGA <sub>47</sub>	652.5	1055	578	SEGA <sub>64</sub>	-1642.5	1055
477	SEGB <sub>30</sub>	2902.5	1055	528	SEGB <sub>47</sub>	607.5	1055	579	SEGB <sub>64</sub>	-1687.5	1055
478	SEGC <sub>30</sub>	2857.5	1055	529	SEGC <sub>47</sub>	562.5	1055	580	SEGC <sub>64</sub>	-1732.5	1055
479	SEGA <sub>31</sub>	2812.5	1055	530	SEGA <sub>48</sub>	517.5	1055	581	SEGA <sub>65</sub>	-1777.5	1055
480	SEGB <sub>31</sub>	2767.5	1055	531	SEGB <sub>48</sub>	472.5	1055	582	SEGB <sub>65</sub>	-1822.5	1055
481	SEGC <sub>31</sub>	2722.5	1055	532	SEGC <sub>48</sub>	427.5	1055	583	SEGC <sub>65</sub>	-1867.5	1055
482	SEGA <sub>32</sub>	2677.5	1055	533	SEGA <sub>49</sub>	382.5	1055	584	SEGA <sub>66</sub>	-1912.5	1055
483	SEGB <sub>32</sub>	2632.5	1055	534	SEGB <sub>49</sub>	337.5	1055	585	SEGB <sub>66</sub>	-1957.5	1055
484	SEGC <sub>32</sub>	2587.5	1055	535	SEGC <sub>49</sub>	292.5	1055	586	SEGC <sub>66</sub>	-2002.5	1055
485	SEGA <sub>33</sub>	2542.5	1055	536	SEGA <sub>50</sub>	247.5	1055	587	SEGA <sub>67</sub>	-2047.5	1055
486	SEGB <sub>33</sub>	2497.5	1055	537	SEGB <sub>50</sub>	202.5	1055	588	SEGB <sub>67</sub>	-2092.5	1055
487	SEGC <sub>33</sub>	2452.5	1055	538	SEGC <sub>50</sub>	157.5	1055	589	SEGC <sub>67</sub>	-2137.5	1055
488	SEGA <sub>34</sub>	2407.5	1055	539	SEGA <sub>51</sub>	112.5	1055	590	SEGA <sub>68</sub>	-2182.5	1055
489	SEGB <sub>34</sub>	2362.5	1055	540	SEGB <sub>51</sub>	67.5	1055	591	SEGB <sub>68</sub>	-2227.5	1055
490	SEGC <sub>34</sub>	2317.5	1055	541	SEGC <sub>51</sub>	22.5	1055	592	SEGC <sub>68</sub>	-2272.5	1055
491	SEGA <sub>35</sub>	2272.5	1055	542	SEGA <sub>52</sub>	-22.5	1055	593	SEGA <sub>69</sub>	-2317.5	1055
492	SEGB <sub>35</sub>	2227.5	1055	543	SEGB <sub>52</sub>	-67.5	1055	594	SEGB <sub>69</sub>	-2362.5	1055
493	SEGC <sub>35</sub>	2182.5	1055	544	SEGC <sub>52</sub>	-112.5	1055	595	SEGC <sub>69</sub>	-2407.5	1055
494	SEGA <sub>36</sub>	2137.5	1055	545	SEGA <sub>53</sub>	-157.5	1055	596	SEGA <sub>70</sub>	-2452.5	1055
495	SEGB <sub>36</sub>	2092.5	1055	546	SEGB <sub>53</sub>	-202.5	1055	597	SEGB <sub>70</sub>	-2497.5	1055
496	SEGC <sub>36</sub>	2047.5	1055	547	SEGC <sub>53</sub>	-247.5	1055	598	SEGC <sub>70</sub>	-2542.5	1055
497	SEGA <sub>37</sub>	2002.5	1055	548	SEGA <sub>54</sub>	-292.5	1055	599	SEGA <sub>71</sub>	-2587.5	1055
498	SEGB <sub>37</sub>	1957.5	1055	549	SEGB <sub>54</sub>	-337.5	1055	600	SEGB <sub>71</sub>	-2632.5	1055
499	SEGC <sub>37</sub>	1912.5	1055	550	SEGC <sub>54</sub>	-382.5	1055	601	SEGC <sub>71</sub>	-2677.5	1055
500	SEGA <sub>38</sub>	1867.5	1055	551	SEGA <sub>55</sub>	-427.5	1055	602	SEGA <sub>72</sub>	-2722.5	1055
501	SEGB <sub>38</sub>	1822.5	1055	552	SEGB <sub>55</sub>	-472.5	1055	603	SEGB <sub>72</sub>	-2767.5	1055
502	SEGC <sub>38</sub>	1777.5	1055	553	SEGC <sub>55</sub>	-517.5	1055	604	SEGC <sub>72</sub>	-2812.5	1055
503	SEGA <sub>39</sub>	1732.5	1055	554	SEGA <sub>56</sub>	-562.5	1055	605	SEGA <sub>73</sub>	-2857.5	1055
504	SEGB <sub>39</sub>	1687.5	1055	555	SEGB <sub>56</sub>	-607.5	1055	606	SEGB <sub>73</sub>	-2902.5	1055
505	SEGC <sub>39</sub>	1642.5	1055	556	SEGC <sub>56</sub>	-652.5	1055	607	SEGC <sub>73</sub>	-2947.5	1055
506	SEGA <sub>40</sub>	1597.5	1055	557	SEGA <sub>57</sub>	-697.5	1055	608	SEGA <sub>74</sub>	-2992.5	1055
507	SEGB <sub>40</sub>	1552.5	1055	558	SEGB <sub>57</sub>	-742.5	1055	609	SEGB <sub>74</sub>	-3037.5	1055
508	SEGC <sub>40</sub>	1507.5	1055	559	SEGC <sub>57</sub>	-787.5	1055	610	SEGC <sub>74</sub>	-3082.5	1055
509	SEGA <sub>41</sub>	1462.5	1055	560	SEGA <sub>58</sub>	-832.5	1055	611	SEGA <sub>75</sub>	-3127.5	1055
510	SEGB <sub>41</sub>	1417.5	1055	561	SEGB <sub>58</sub>	-877.5	1055	612	SEGB <sub>75</sub>	-3172.5	1055




#### **■ PAD COORDINATES 5**

						Chip Size	19,230μπ	1 / 2,5	υυμm (Cnip	Center of	πι <b>λ</b> υμιτι <u>)</u>
No.	PAD	X(µm)	Y(µm)	No.	PAD	X(µm)	Y(µm)	No.	PAD	X(µm)	Y(µm)
613	SEGC <sub>75</sub>	-3217.5	1055	664	SEGC <sub>92</sub>	-5512.5	1055	715	COM <sub>54</sub>	-7807.5	1055
614	SEGA <sub>76</sub>	-3262.5	1055	665	SEGA <sub>93</sub>	-5557.5	1055	716	COM <sub>55</sub>	-7852.5	1055
615	SEGB <sub>76</sub>	-3307.5	1055	666	SEGB <sub>93</sub>	-5602.5	1055	717	COM <sub>56</sub>	-7897.5	1055
616	SEGC <sub>76</sub>	-3352.5	1055	667	SEGC <sub>93</sub>	-5647.5	1055	718	COM <sub>57</sub>	-7942.5	1055
617	SEGA <sub>77</sub>	-3397.5	1055	668	SEGA <sub>94</sub>	-5692.5	1055	719	COM <sub>58</sub>	-7987.5	1055
618	SEGB <sub>77</sub>	-3442.5	1055	669	SEGB <sub>94</sub>	-5737.5	1055	720	COM <sub>59</sub>	-8032.5	1055
619	SEGC <sub>77</sub>	-3487.5	1055	670	SEGC <sub>94</sub>	-5782.5	1055	721	COM <sub>60</sub>	-8077.5	1055
620	SEGA <sub>78</sub>	-3532.5	1055	671	SEGA <sub>95</sub>	-5827.5	1055	722	COM <sub>61</sub>	-8122.5	1055
621	SEGB <sub>78</sub>	-3577.5	1055	672	SEGB <sub>95</sub>	-5872.5	1055	723	COM <sub>62</sub>	-8167.5	1055
622	SEGC <sub>78</sub>	-3622.5	1055	673	SEGC <sub>95</sub>	-5917.5	1055	724	COM <sub>63</sub>	-8212.5	1055
623	SEGA <sub>79</sub>	-3667.5	1055	674	SEGA <sub>96</sub>	-5962.5	1055	725	COM <sub>64</sub>	-8257.5	1055
624	SEGB <sub>79</sub>	-3712.5	1055	675	SEGB <sub>96</sub>	-6007.5	1055	726	COM <sub>65</sub>	-8302.5	1055
625	SEGC <sub>79</sub>	-3757.5	1055	676	SEGC <sub>96</sub>	-6052.5	1055	727	COM <sub>66</sub>	-8347.5	1055
626	SEGA <sub>80</sub>	-3802.5	1055	677	SEGA <sub>97</sub>	-6097.5	1055	728	COM <sub>67</sub>	-8392.5	1055
627	SEGB <sub>80</sub>	-3847.5	1055	678	SEGB <sub>97</sub>	-6142.5	1055	729	COM <sub>68</sub>	-8437.5	1055
628	SEGC <sub>80</sub>	-3892.5	1055	679	SEGC <sub>97</sub>	-6187.5	1055	730	COM <sub>69</sub>	-8482.5	1055
629	SEGA <sub>81</sub>	-3937.5	1055	680	SEGA <sub>98</sub>	-6232.5	1055	731	COM <sub>70</sub>	-8527.5	1055
630	SEGB <sub>81</sub>	-3982.5	1055	681	SEGB <sub>98</sub>	-6277.5	1055	732	COM <sub>71</sub>	-8572.5	1055
631	SEGC <sub>81</sub>	-4027.5	1055	682	SEGC <sub>98</sub>	-6322.5	1055	733	COM <sub>72</sub>	-8617.5	1055
632	SEGA <sub>82</sub>	-4072.5	1055	683	SEGA <sub>99</sub>	-6367.5	1055	734	COM <sub>73</sub>	-8662.5	1055
633	SEGB <sub>82</sub>	-4117.5	1055	684	SEGB <sub>99</sub>	-6412.5	1055	735	COM <sub>74</sub>	-8707.5	1055
634	SEGC <sub>82</sub>	-4162.5	1055	685	SEGC <sub>99</sub>	-6457.5	1055	736	COM <sub>75</sub>	-8752.5	1055
635	SEGA <sub>83</sub>	-4207.5	1055	686	SEGA <sub>100</sub>	-6502.5	1055	737	COM <sub>76</sub>	-8797.5	1055
636	SEGB <sub>83</sub>	-4252.5	1055	687	SEGB <sub>100</sub>	-6547.5	1055	738	COM <sub>77</sub>	-8842.5	1055
637	SEGC <sub>83</sub>	-4297.5	1055	688	SEGC <sub>100</sub>	-6592.5	1055	739	COM <sub>78</sub>	-8887.5	1055
638	SEGA <sub>84</sub>	-4342.5	1055	689	SEGA <sub>101</sub>	-6637.5	1055	740	COM <sub>79</sub>	-8932.5	1055
639	SEGB <sub>84</sub>	-4387.5	1055	690	SEGB <sub>101</sub>	-6682.5	1055	741	DMY <sub>109</sub>	-8977.5	1055
640	SEGC <sub>84</sub>	-4432.5	1055	691	SEGC <sub>101</sub>	-6727.5	1055	742	DMY <sub>110</sub>	-9022.5	1055
641	SEGA <sub>85</sub>	-4477.5	1055	692	SEGA <sub>102</sub>	-6772.5	1055	743	DMY <sub>111</sub>	-9067.5	1055
642	SEGB <sub>85</sub>	-4522.5	1055	693	SEGB <sub>102</sub>	-6817.5	1055	744	DMY <sub>112</sub>	-9430	-784
643	SEGC <sub>85</sub>	-4567.5	1055	694	SEGC <sub>102</sub>	-6862.5	1055	745	DMY <sub>113</sub>	-9430	-829
644	SEGA <sub>86</sub>	-4612.5	1055	695	SEGA <sub>103</sub>	-6907.5	1055	746	DMY <sub>113</sub>	-9430	-874
645	SEGB <sub>86</sub>	-4657.5	1055	696	SEGB <sub>103</sub>	-6952.5	1055	747	DMY <sub>113</sub>	-9430	-919
646	SEGC <sub>86</sub>	-4702.5	1055	697	SEGC <sub>103</sub>	-6997.5	1055	748	DMY <sub>114</sub>	-9430	-964
647	SEGA <sub>87</sub>	-4747.5	1055	698	DMY <sub>106</sub>	-7042.5	1055	749			
648	SEGB <sub>87</sub>	-4792.5	1055	699	DMY <sub>107</sub>	-7087.5	1055	750			
649	SEGC <sub>87</sub>	-4837.5	1055	700	DMY <sub>108</sub>	-7132.5	1055	751			
650	SEGA <sub>88</sub>	-4882.5	1055	701	COM <sub>40</sub>	-7177.5	1055	752			
651	SEGB <sub>88</sub>	-4927.5	1055	702	COM <sub>41</sub>	-7222.5	1055	753			
652	SEGC <sub>88</sub>	-4972.5	1055	703	COM <sub>42</sub>	-7267.5	1055	754			
653	SEGA <sub>89</sub>	-5017.5	1055	704	COM <sub>43</sub>	-7312.5	1055	755			
654	SEGB <sub>89</sub>	-5062.5	1055	705	COM <sub>44</sub>	-7357.5	1055	756			
655	SEGC <sub>89</sub>	-5107.5	1055	706	COM <sub>45</sub>	-7402.5	1055	757			
656	SEGA <sub>90</sub>	-5152.5	1055	707	COM <sub>46</sub>	-7447.5	1055	758			
657	SEGB <sub>90</sub>	-5197.5	1055	708	COM <sub>47</sub>	-7492.5	1055	759			
658	SEGC <sub>90</sub>	-5242.5	1055	709	COM <sub>48</sub>	-7537.5	1055	760			
659	SEGA <sub>91</sub>	-5287.5	1055	710	COM <sub>49</sub>	-7582.5	1055	761			
660	SEGB <sub>91</sub>	-5332.5	1055	711	COM <sub>50</sub>	-7627.5	1055	762			
661	SEGC <sub>91</sub>	-5377.5	1055	712	COM <sub>51</sub>	-7672.5	1055	763			
662	SEGA <sub>92</sub>	-5422.5	1055	713	COM <sub>52</sub>	-7717.5	1055	764			
663	SEGB <sub>92</sub>	-5467.5	1055	714	COM <sub>53</sub>	-7762.5	1055	765			




#### **BLOCK DIAGRAM**





#### **■ LCD POWER SUPPLY BLOCK DIAGRAM**



#### **■ TERMINAL DESCRIPTION 1**

No.	Terminal	I/O	Function
123~131	$V_{DD}$	Power	Power Supply for Logic Circuits
151~159	$V_{SS}$	Power	GND for Logic Circuits
231~239	$V_{SSH}$	Power	GND for High Voltage Circuits
4,5			V <sub>DDA</sub> is internally connected to V <sub>DD</sub> to fix SEL68 or P/S to "H" if necessary, and
33,34	$V_{DDA}$	Power	cannot be used as main power supply.
67,68			V <sub>DDA</sub> should be open if not used.
26,27			V <sub>SSA</sub> is internally connected to V <sub>SS</sub> to fix SEL68 or P/S to "L" if necessary, and
40,41	$V_{SSA}$	Power	cannot be used as main GND.
97,98			V <sub>SSA</sub> should be open if not used.
			LCD Bias Voltages
161~168	$V_{LCD}$		When the internal LCD power supply is used, internal LCD bias voltages (V <sub>LCD</sub> )
170~177	$V_1$		and V <sub>1</sub> -V <sub>4</sub> ) are activated by the "Power Control" instruction. Stabilizing capacitors
178~185	$V_2$	Power	are required between each bias voltage and V <sub>SS</sub> .
187~194	V <sub>3</sub>		When the external LCD power supply is used, LCD bias voltages are externally
195~202	$V_4$		supplied on $V_{LCD}$ , $V_1$ , $V_2$ , $V_3$ and $V_4$ individually, with the following relation
222 227			maintained: V <sub>SSH</sub> <v<sub>4<v<sub>3<v<sub>2<v<sub>1<v<sub>LCD</v<sub></v<sub></v<sub></v<sub></v<sub>
263~267	C <sub>1+</sub>	Power	Capacitor Connection for Voltage Booster
270~274	C <sub>1</sub> -		
277~281 284~288	C <sub>2+</sub>	Power	Capacitor Connection for Voltage Booster
284~288 291~295	C <sub>2</sub> -		· ·
291~295	C <sub>3+</sub> C <sub>3</sub> -	Power	Capacitor Connection for Voltage Booster
305~309	C <sub>4+</sub>		
312~216	C <sub>4</sub> -	Power	Capacitor Connection for Voltage Booster
319~323	C <sub>5+</sub>		
326~330	C <sub>5</sub> -	Power	Capacitor Connection for Voltage Booster
222~229	V <sub>BA</sub>	Power	Reference-Voltage Generator Output
213~220	$V_{REF}$	Power	Voltage Regulator Input
			Voltage Booster Input
249~257	$V_{EE}$	Power	• V <sub>EE</sub> is normally connected to V <sub>DD</sub> .
040 040		6	Voltage Booster Output
240~248	$V_{OUT}$	Power	Input if an external LCD power supply is used.
204~211	$V_{REG}$	Power	Voltage Regulator Output
12 11	RESb	I	Reset
43,44	KESD	ı	Active "L"
			MPU Mode Select
29,30	SEL68	I	SEL68 H L
			MPU 68 series 80 series
7,8	$ID_0$		
13,14	$ID_1$	ı	ID Code
17,18	$ID_2$	ı	These terminals are fixed at "H" or "L" for ID code.
23,24	$ID_3$		



#### **■** TERMINAL DESCRIPTION 2

No.	Terminal	I/O	Function
74,75	D <sub>0</sub> /SCL	I/O	Parallel Interface D <sub>7</sub> to D <sub>0</sub> : 8-bit Bi-directional Bus
76,77	D <sub>1</sub> /SDA	I/O	• In the parallel interface mode (P/S="H"), D <sub>7</sub> -D <sub>0</sub> are connected to 8-bit bi-directional MPU bus. <u>Serial Interface</u>
82,83	D <sub>3</sub> /SMODE	I/O	SDA: Serial Data SCL: Serial Clock SMODE: 3-/4-line Serial Mode Select SPOL: RS Polarity Select (3-line Serial Interface Mode)
86,87	D <sub>4</sub> /SPOL	I/O	<ul> <li>In the 3 or 4-line serial interface mode (P/S="L"), D<sub>0</sub> is assigned to SCL, and D<sub>1</sub> to SDA.</li> <li>In the 3-line serial interface mode, D<sub>4</sub> is assigned to SPOL.</li> </ul>
80.81 88,89 92,93 94,95	D <sub>2</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	I/O	<ul> <li>Serial data on SDA is latched at the rising edge of SCL signal in order of D<sub>7</sub>, D<sub>6</sub>, and D<sub>0</sub>, and then converted into 8-bit parallel data at the timing of the internal signal produced from the 8<sup>th</sup> SCL.</li> <li>SCL should be set to "L" right after data transmission or during non-access.</li> </ul>
100,101 102,103 106,107 108,109 112,113 114,115 118,119 120,121	D <sub>8</sub> D <sub>9</sub> D <sub>10</sub> D <sub>11</sub> D <sub>12</sub> D <sub>13</sub> D <sub>14</sub> D <sub>15</sub>	I/O	8-bit Bi-directional Bus • In the 16-bit bus length mode, D <sub>15</sub> -D <sub>8</sub> are assigned to upper 8-bit data bus. • In the serial interface mode or the 8-bit parallel interface mode, D <sub>15</sub> -D <sub>8</sub> should be fixed to "H" or "L".
49,50	CSb	1	Chip Select  • Active "L"
53,54	RS	ı	Register Select  This signal interprets transferred data as display data or instruction.  RS H L Data Instruction Display Data
63,64	RDb (E)	ı	80-series MPU Interface (P/S="H", SEL68="L") Data Read (RDb) Signal • Active "L" 68-series MPU Interface (P/S="H", SEL68="H") Enable Signal • Active "H"
59,60	WRb (R/W)	ı	80-series MPU Interface (P/S="H", SEL68="L") Data Write (WRb) Signal  • Active "L" 68-series MPU Interface (P/S="H", SEL68="H") Data Read or Write (R/W) Signal  R/W H L Status Read Write



#### **■ TERMINAL DESCRIPTION 3**

No.	Terminal	I/O	Function
			Parallel/Serial Interface Mode Select
37,38	P/S	I	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$
133,134	CL	0	Line Clock  • CL is normally open.
135,136	FLM	0	First Line Maker  • FLM is normally open.
139,140	FR	0	Frame Rate • FR is normally open.
141,142	CLK	0	Clock Output  CLK is normally open.
145,146 149,150	OSC1 OSC2	O	OSC  • When the internal oscillator is used, fix OSC1 to "H" or "L" and leave OSC2 open.  To attain more accurate frequency, connect OSC1 and OSC2 with an external resistor.  • When the internal oscillator is not used, input external clock to OSC1 and leave OSC2 open.
386~697	SEGA <sub>0</sub> ~SEGA <sub>103</sub> SEGB <sub>0</sub> ~SEGB <sub>103</sub> SEGC <sub>0</sub> ~SEGC <sub>103</sub>	Ο	REV Register OFF ON Normal 0 1 Reverse 1 0  • Segment drivers output the following voltage levels.  B/W Mode (Example)  FR Signal Display Data Reverse Display OFF (Normal)  Reverse Display ON VLCD V2 VSSH V3
343~382 701~740	COM <sub>0</sub> ~ COM <sub>79</sub>	Ο	Common Drivers  Common drivers output the following voltage levels.  Data FR Output Levels H H V <sub>SSH</sub> L H V <sub>1</sub> H L V <sub>LCD</sub> L L V <sub>4</sub>

NOTE) DUMMY PADs: No. 1~3,6, 9~12, 15, 16, 19~22, 25, 28, 31, 32, 35, 36, 39, 42, 45~48, 51, 52, 55~58, 61, 62, 65, 66, 69~73, 78, 79, 84, 85, 90, 91, 96, 99, 104, 105, 110, 111, 116, 117, 122, 132, 137, 138, 143, 144, 147, 148, 160, 169, 186, 203, 212, 221, 230, 258~262, 268, 269, 275, 276, 282, 283, 289, 290, 296, 297, 303, 304, 310, 311, 317, 318, 324, 325, 331~342, 383~385, 698~700, 741~748



#### **■ FUNCTIONAL DESCRIPTION**

#### (1) MPU INTERFACE

#### (1-1) Selection of Parallel/Serial Interface Mode

The P/S selects a parallel or a serial interface mode, as shown in Table 1. In the serial interface mode, Except "Boost Level / ID Code Read" instruction data, neither display data in the DDRAM nor instruction data in the registers can be read out.

Table 1 Selection of Parallel/Serial Interface Mode

P/S	I/F Mode	CSb	RS	RDb	WRb	SEL68	SDA	SCL	Data
Н	Parallel I/F	CSb	RS	RDb	WRb	SEL68			$D_7$ - $D_0$ ( $D_{15}$ - $D_0$ )
L	Serial I/F	CSb	RS	-	-	-	SDA	SCL	-

NOTE) "-": Fix to "H" or "L".

#### (1-2) Selection of MPU Mode

In the parallel interface mode, the SEL68 selects 68 or 80-series MPU mode, as shown in Table 2.

Table 2 Selection of MPU Mode

SEL68	MPU Mode	CSb	RS	RDb	WRb	Data
Н	68-series MPU	CSb	RS	E	R/W	D <sub>7</sub> -D <sub>0</sub> (D <sub>15</sub> -D <sub>0</sub> )
L	80-series MPU	CSb	RS	RDb	WRb	D <sub>7</sub> -D <sub>0</sub> (D <sub>15</sub> -D <sub>0</sub> )

#### (1-3) Data Recognition

In the parallel interface mode, the data from MPU is interpreted as display data or instruction according to the combination of the RS, RDb and WRb (R/W) signals, as shown in Table 3.

Table 3 Data Recognition (Parallel Interface Mode)

RS	68-series	80-s	eries	Function
13	R/W	RDb	WRb	1 dilction
Н	Н	L	Н	Read Instruction
Н	L	Н	Ш	Write Instruction
L	Н	L	Н	Read Display Data
L	L	Н	L	Write Display Data

#### (1-4) Selection of 3-/4-line Serial Interface Mode

In the serial interface mode, the SMODE selects 3- or 4-line serial interface mode, as shown in Table 4.

Table 4 Selection of 3-/4-line Serial Interface Mode

SMODE	Serial Interface Mode
Н	3-line
L	4-line

#### (1-5) 4-line Serial Interface Mode

While the chip select is active (CSb="L"), the SDA and SCL are enabled. While the chip select is inactive (CSb="H"), the SDA and SCL are disabled, and the internal shift register and the internal counter are being initialized. 8-bit serial data on the SDA is latched at the rising edge of the SCL signal in order of  $D_7$ ,  $D_6$ ,..., and  $D_0$ , and converted into 8-bit parallel data at the timing of the internal signal produced from the  $8^{th}$  SCL signal. The data on the SDA is interpreted as display data or instruction according to the RS.

Table 5 Data Recognition (4-line Serial Interface)

	, , , , , , , , , , , , , , , , , , , ,
RS	Data Recognition
Н	Instruction
L	Display Data

Note that the SCL should be set to "L" right after data transmission or during non-access because the serial interface is susceptible to external noises which may cause malfunctions. For added safety, inactivate the chip-select (CSb="H") temporary whenever 8-bit data transmission is completed. Fig 1 illustrates the interface timing of the 4-line serial interface mode.




Fig 1 4-line Serial Interface Timing

#### (1-6) 3-line Serial Interface Mode

While the chip select is active (CSb="L"), the SDA and SCL are enabled. While the chip select is not active (CSb="H"), the SDA and SCL are disabled, and the internal shift register and the internal counter are being initialized. 9-bit serial data on the SDA is latched at the rising edge of the SCL signal in order of RS,  $D_7$ ,  $D_6$ ,..., and  $D_0$ , and then converted into 9-bit parallel data at the timing of the internal signal produced from the 9<sup>th</sup> SCL signal. The data on the SDA is interpreted as display data or instruction according to the combination of the RS bit and the SPOL status, as follows.

Table 6 Data Recognition (3-line Serial Interface)

	SPOL=L		SPOL=H
RS	Data Recognition	RS	Data Recognition
0	Display Data	0	Instruction
1	Instruction	1	Display Data

Note that the SCL should be set to "L" right after data transmission or during non-access because the serial interface is susceptible to external noises which may cause malfunctions. For added safety, inactivate the chip-select (CSb="H") temporary whenever 9-bit data transmission is completed. Fig 2 illustrates the interface timing of the 3-line serial interface mode.




Fig 2 3-line Serial Interface Timing



#### (1-7) Accessing DDRAM


While the chip select is active (CSb="L"), the data from MPU can be written into the DDRAM or the instruction register. When the RS is "L", the data is interpreted as display data which is stored in the DDRAM. The display data is latched at the rising edge of the WRb signal in the 80-series MPU mode, or at the falling edge of the E signal in the 68-series MPU mode.

Table 7 Data Recognition

RS	Data Recognition
L	Display Data
Н	Instruction

In the DDRAM read sequence, be sure to execute a dummy read right after setting an address or right after writing display data or instruction. The data from MPU is temporarily held in the internal bus-holder, then released on the internal data-bus, therefore a dummy data is read out by the 1<sup>st</sup> "Display Data Read" instruction. After that, the display data is read out from a specified address by the 2<sup>nd</sup> instruction. Note that the "Display Data Read" instruction cannot be used in the serial interface mode.

#### **Display Data Write Operation**



#### **Display Data Read Operation**




Fig 3 Internal-signal Timing of Display Data Read/Write Operations

NOTE) In 16-bit bus length mode, instruction is transmitted to/from instruction register in 16 bits, as well as display data.

#### (1-8) Accessing Instruction Register

Each instruction register has a specific address in between (0H) and (FH), and instruction data is read out from the register by the "Register Address" and "Register Read" instructions. For more information, refer to "(14-23) Register Address" and "(14-24) Register Read /ID Code Read".




Fig 4 Access Timing of Instruction Register

#### (1-9) Selection of 8-/16-bit Bus Length (Parallel Interface Mode)

Either 8- or 16-bit bus length is selected by the D<sub>0</sub> (WLS) bit of the "Bus Length" instruction. In the 16-bit bus length mode, instruction as well as display data is transmitted to/from the instruction registers in 16 bits ( $D_{15}$  to  $D_0$ ). However, only lower 8 bits  $(D_7 \text{ to } D_0)$  are valid for instruction register access. And only 12 bits are actually stored in the DDRAM, even though entire 16 bits ( $D_{15}$  to  $D_0$ ) are transmitted for DDRAM access. For more information, refer to "(4-4) Bit Assignment of Display Data".

Table 8 Selection of 8-/16-bit Bus Length Mode

WLS	Bus Length Mode
L	8-bit Bus Length
Н	16-bit Bus Length

#### (2) INITIAL DISPLAY LINE REGISTER

The address data in the initial display line register specifies the row address, which corresponds to an initial COM and is normally positioned on top of a screen in full display. The initial COM is the start position of common scanning, which is specified by the "Initial COM" instruction.

The row address, which is established in the initial display line register, is preset into the line counter whenever the FLM becomes "H". At the rising edge of the CL signal, the line counter is counted-up, then 312-bit display data is latched into the data latch circuit. At the falling edge of the CL signal, the latch data is released to the grayscale control circuit to decide a grayscale level, then the segment drivers Ai, Bi and Ci (i=0 to 103) generate LCD waveforms.

#### (3) COLUMN AND ROW ADDRESS COUNTERS

The column and row address counters designate a column address and a row address respectively for DDRAM access, but they are completely independent from the line counter. The line counter provides a line address which is synchronized with display control timings such as the FLM and the CL.



#### (4) DDRAM

#### (4-1) DDRAM Address Range

The DDRAM is capable of 80 bits for row address and 1,248 bits (12-bit x 104-segment) for column address. The range of the column address is varied depending on the settings as follows, and the row address is from (00H) to (4FH). Setting outside these ranges is not allowed, otherwise it may cause malfunctions. For DDRAM access, two data transmissions are needed for 1 RGB-pixel in the 8-bit bus length mode, and one transmission in the 16-bit bus length mode.

#### 8-bit Bus Length




Fig 5 Range of Column Address in 8-bit Bus Length

#### 16-bit Bus Length




Fig 6 Range of Column Address in 16-bit Bus Length




#### (4-2) Window Area for DDRAM Access

In addition to the normal DDRAM access discussed previously, the window area access can be used. This area is set by the "Increment Control" instruction and the designation of the start point and the end point.

By the "Increment Control", an auto-increment is set for column address and row address individually. Once this mode is set up, the column address, row address or both are automatically counted up, whenever the DDRAM is accessed. And, the start point is specified by the "Column Address" and "Row Address" instructions, and the end point by the "Window End Column Address" and "Window End Row Address" instructions. For more information, refer to "(14-9) Increment Control", "(14-25) Window End Column Address" and "(14-26) Window End Row Address". The typical sequence of the window area setting is listed below.

- 1. Set "1" at D<sub>3</sub> (WIN), D<sub>1</sub> (AYI) and D<sub>0</sub> (AXI) of "Increment Control" instruction.
- 2. Set start point by "Column Address" and "Row Address" instructions.
- 3. Set end point by "Window End Column Address" and "Window End Row Address" instructions.
- 4. Window area is set up, and DDRAM can be accessed.

NOTE) The order of address setting is column address first, then row address.




Whole DDRAM Area

Fig 7 Window Area

- NOTE1) The following relation should be maintained to avoid malfunctions.
  - AX (Window Start Column Address) < EX (Window End Column Address) < Maximum Column Address
  - AY (Window Start Row Address) < EY (Window End Row Address) < Maximum Row Address

NOTE3) Auto-increment in the window area



A read-modify-write operation is enabled by setting "1" at the D2 (AIM) of the "Increment Control" instruction. Refer to the description about "AIM" bit in "(14-9) Increment Control".

#### (4-3) Segment Direction

The DDRAM access direction is controlled by the  $D_0$  (REF) bit of the "Display Control (2)" instruction. This function is used to reverse the segment direction for reducing the restrictions on the IC position of an LCD module.

- D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

- D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

- D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

D<sub>6</sub> D<sub>5</sub>

D<sub>6</sub> D<sub>5</sub> D<sub>4</sub>



#### (4-4) Bit Assignment of Display Data

#### (4-4-1) Bit Assignment Overview

ps is used for grasping general outlines of the variations in the bit assignment of display data.

T	he	se	maps		sis	us	sec	l fo	or g	gra	sp	ing	g	ene	era	1 o	utl	ine	es	of 1	the	v	ariati
	Palette C	B <sub>0</sub> C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>		$D_7$ $D_4$ $D_3$ $D_2$ $D_1$		D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>		D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	X=CFH	D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>	X=01H	$D_0$ $D_7$ $D_4$ $D_3$ $D_2$ $D_1$	X=CFH	D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	X=01H	D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Х=9ВН	D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	X=01H(H)	$D_0  D_7  D_6  D_5  D_4$	
SEG <sub>103</sub>	Palette A Palette B	A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub>	H29=X	5 D14 D13 D12 D10 D9 D8	H00=X	5 D <sub>14</sub> D <sub>13</sub> D <sub>12</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub>	H29=X	1 D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	H00=X	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>11</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	X=CEH	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	H00=X	$D_7$ $D_6$ $D_5$ $D_4$ $D_2$ $D_1$ $D_0$	X=CEH	$D_3$ $D_2$ $D_1$ $D_0$ $D_7$ $D_6$ $D_5$ $D_4$ $D_3$ $D_2$ $D_1$ $D_0$	H00=X	$D_2 \ D_1 \ D_0 \ D_7 \ D_6 \ D_5 \ D_4 \ D_3 \ D_2 \ D_1 \ D_0 \ D_7 \ D_6 \ D_5 \ D_4 \ D_3 \ D_2 \ D_1 \ D_0$		D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	H00=X	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	
	3 Palette C	B <sub>0</sub> C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>		D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>1</sub>		D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>1</sub>		D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>11</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub>			X=CDH	D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>	X=03H		X=CDH		X=03H	D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>3</sub>	HV6=X	D <sub>0</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>	X=02H	D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>7</sub>	
SEG <sub>102</sub>	Palette A Palette B	A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub>	H99=X	D15 D14 D13 D12 D10 D9 D8 D7 D4 D3 D2 D1 D15 D14 D13 D12 D10 D9 D8 D7	X=01H	D15 D14 D13 D12 D10 D9 D8 D7 D4 D3 D2 D1 D15 D14 D13 D12 D10 D9 D8 D7	H99=X	D <sub>11</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	X=01H	D <sub>11</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	X=CCH	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>7</sub>	X=02H	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	X=CCH	$D_3$ $D_2$ $D_1$ $D_0$ $D_7$ $D_6$ $D_5$ $D_4$ $D_3$ $D_2$ $D_1$ $D_0$	X=02H	$D_3$ $D_2$ $D_1$ $D_0$ $D_7$ $D_6$ $D_5$	H66=X	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>	X=01H(L)	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub>	
П		1												1				_					de)
	Palette C	B <sub>0</sub> C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>	0	D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>		D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>		D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	X=03H	D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>	X=CDH	D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>	X=03H	D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	х=сDН	$D_5 \hspace{0.1cm} D_4 \hspace{0.1cm} D_3 \hspace{0.1cm} D_2 \hspace{0.1cm} D_1 \hspace{0.1cm} D_0$	X=02H	D <sub>1</sub> D <sub>0</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	X=9AH(H)	D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	RAM MAP 2 (Variable 8-grayscale Mode, Fixed 8-grayscale Mode or B&W Mode)
SEG1	Palette B	B <sub>3</sub> B <sub>2</sub> B <sub>1</sub>	X=01H	D <sub>14</sub> D <sub>13</sub> D <sub>12</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>4</sub> D <sub>3</sub>	H99=X	D <sub>14</sub> D <sub>13</sub> D <sub>12</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>4</sub> D <sub>3</sub>	X=01H	8 D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>	H99=X	D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub>	2H	D <sub>5</sub> D <sub>4</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	СН	Do		0 D7 D6 D5	`	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub>		0 D7 D6 D5	H66=X	4 D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>	ayscale Mo
	Palette A	A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>		D <sub>15</sub> D <sub>14</sub> D <sub>13</sub> D <sub>1</sub>	•	D <sub>15</sub> D <sub>14</sub> D <sub>13</sub> D <sub>1</sub>		D <sub>11</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub>		D <sub>11</sub>	X=02H	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D.	X=CCH	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>2</sub> D <sub>1</sub>	X=02H	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>7</sub> D <sub>6</sub>	X=CCH	D <sub>0</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>1</sub>	X=01H	$D_2$	×	D <sub>0</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D.	Fixed 8-gr
	Palette C	C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>	ū	D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>		D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>		D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	X=01H	D <sub>7</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>	X=CFH	$D_7$ $D_4$ $D_3$ $D_2$ $D_1$	X=01H	D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	X=CFH	$D_5$ $D_4$ $D_3$ $D_2$ $D_1$ $D_0$	×	D <sub>1</sub> D <sub>0</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>	X=9BH	$D_5 \hspace{0.1cm} D_4 \hspace{0.1cm} D_3 \hspace{0.1cm} D_2 \hspace{0.1cm} D_1 \hspace{0.1cm} D_0$	scale Mode,
SEG <sub>0</sub>	Palette B	B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	H00=X	D <sub>15</sub> D <sub>14</sub> D <sub>13</sub> D <sub>12</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>4</sub>	X=67H	D <sub>14</sub> D <sub>13</sub> D <sub>12</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub> D <sub>7</sub> D <sub>4</sub>	H00=X	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>	H29=X	D <sub>8</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	H	D <sub>5</sub> D <sub>4</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>7</sub>	 H	$D_0$	×	D <sub>7</sub> D <sub>6</sub>	ΞX	$D_1$ $D_0$ $D_7$ $D_6$ $D_5$ $D_4$	H00=X	$D_2$	=X	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	riable 8-gray
	Palette A	A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>		D <sub>15</sub> D <sub>14</sub> D <sub>13</sub> D <sub>12</sub>		D <sub>15</sub> D <sub>14</sub> D <sub>13</sub> D <sub>12</sub>		D <sub>11</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub>		D <sub>11</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub>	H00=X	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	нээ=х	$D_7$ $D_6$ $D_5$ $D_4$ $D_2$ $D_1$	H00=X	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Х=СЕН	$D_3$ $D_2$ $D_1$ $D_0$	=X	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>	X=9AH(L)	$D_3  D_2  D_1  D_0  D_7  D_6$	I MAP 2 (Va
	C256 REF			0		0		0		0		0		)  -		0	-	)  -		0		o -	RAN
	HSV			×		×		×		×		0	,	О		0		0	,	-		-	
	ABS	;		0		0	,	-		-	(	<b>o</b>	(	<b>o</b>	,	-	7	-		×		×	Table 9-2
	WLS		7		,	-	,	-	,	-	(	0	C	0	C	0		0	(	0	C	0	able
Mode		16b			bit									8	8bit								_

C256 REF HSW ABS WLS

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> × × 0 8 bit

_	abl	Table 10 SWAP		
SV	SV	Palette A	Palette B	Palette
VAP	VAP	A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	C <sub>3</sub> C <sub>2</sub> C <sub>1</sub>
0	0		- 0010	.0010
1	1	SEGAX	SEGBX	SECO
0	1			· V — J — J
1	0	SEGUX	SEGBX	SEGA

NOTE2) The functions of the variable 8-grayscale mode are different from those of the fixed 8-grayscale mode. NOTE1) On the RAM MAP 2, A<sub>0</sub>, B<sub>0</sub>, C<sub>1</sub> and C<sub>0</sub> bits are fixed to "1".

NOTE3) The contents of the DDRAM at "C256=0" are not compatible with the contents at "C256=1"

Table 9-1

RAM MAP 1 (Variable 16-grayscale Mode, Fixed 8-grayscale Mode or B&W Mode)



- 26 -

#### (4-4-2) Bit Assignment in Variable 16-grayscale Mode

16-bit Bus Length (MON=0, PWM=0, C256=0, WLS=1)

HSW	ABS	REF	SWAP								Col	lumr	ı Ad	dres	s/D	Display Da	ta / 🤅	Segr	nen	t Dri	ver								
*	0	0	0						X=0	10H						$\leftarrow \rightarrow$						X=6	37H						
*	0	1	1	X=67H									$\longleftrightarrow$	X=00H															
	Display [			D <sub>15</sub>		D <sub>13</sub>	D			D <sub>8</sub>				<u> </u>	D <sub>1</sub>	$\longleftrightarrow$	D <sub>15</sub>		D <sub>13</sub>	D <sub>12</sub>			D <sub>8</sub>	D <sub>7</sub>					
	Grayscale Palette					tte A	١.	Palette B			Palette C			$\longleftrightarrow$	Palette A				Palette B				Palette C						
	Segment Driver					GA₀		SEGB <sub>0</sub>				SEGC <sub>0</sub>			$\longleftrightarrow$	SEGA <sub>103</sub>				•	SEG	B <sub>103</sub>	3	SEGC <sub>103</sub>					

HSW	0 0 1 X=00H 0 1 0 X=67H														s/D	Display Da	ıta / :	Segr	men	t Dri	ver							
*	* 0 1 0 X=67H															$\leftarrow \rightarrow$						X=6	37H					
*	0	1				X=6	37H						$\leftarrow \rightarrow$						X=0	00H								
	. ,	Data in D		D	Pale				മ Pale					∠ tte C	D <sub>1</sub>	$\longleftrightarrow$			tte A		D <sub>10</sub>		د tte E		D <sub>4</sub>	ے Palet	²□ te C	) D <sub>1</sub>
		t Driver		SE	GC₀			SEC	GB₀			SE	GA₀		$\longleftrightarrow$	;	SEG	GC <sub>103</sub>	3	Ç	SEG	B <sub>103</sub>	3	,	SEG	A <sub>103</sub>		

HSW	ABS   REF   SWAP   Column Addres   1   0   0   X=00H     1   1   1   X=67H														s/E	Display Da	ita / :	Segi	men	t Dri	ver							
*	1       0       0       X         1       1       1       X         Display Data in DDRAM       立 点 点 点 点 点 点 点 点 点 点 点 点 点 点 点 点 点 点 点															$\leftarrow \rightarrow$						X=6	37H					
*	1 1 1 X															$\leftarrow \rightarrow$						X=0	)0H					
		Data in [			ot Oale				° Pale					tte C	D <sub>0</sub>	$\longleftrightarrow$	D <sub>11</sub>		ိ tte A	D <sub>8</sub>		°ale	° tte E	D <sub>4</sub>		<sup>z</sup> Palet		
		nt Driver		SE	GA <sub>0</sub>			SE	GB₀			SE	GC₀		$\longleftrightarrow$		SEG	A <sub>103</sub>	3	Ç	SEG	B <sub>103</sub>	3	;	SEG	C <sub>103</sub>		

	HSW	ABS		Со	lumi	n Ad	dres	s/E	Display Da	ita / :	Segr	nen	t Dri	ver															
ĺ	*	1	0	1						X=0	10H						$\leftarrow \rightarrow$						X=6	37H					
ĺ	*	1	1	0						X=6	7H						$\leftarrow \rightarrow$						X=(	HOC					
_	ı	Display I	Data in [	DDRAM	D <sub>11</sub>	D <sub>10</sub>	D <sub>o</sub>	D <sub>8</sub>	D <sub>7</sub>	$D_{\mathrm{e}}$	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	D <sub>o</sub>	$\longleftrightarrow$	D <sub>11</sub>	D <sub>10</sub>	D <sub>o</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>e</sub>	Ds	$D_4$	D³	$D_2$	D <sub>1</sub>	D <sub>o</sub>
	Grayscale Palette					Pale	tte A	١.	ı	Pale	tte E	3	ı	Pale	tte C		$\longleftrightarrow$	I	Pale	tte A	١	F	Pale	tte E	3	ı	Palet	te C	2
			nt Driver		SE	GC₀			SEC	GB₀			SE	GA₀		$\longleftrightarrow$		SEG	iC <sub>103</sub>	3	·,	SEG	3B <sub>103</sub>	3		SEG	A <sub>103</sub>		



#### 8-bit Bus Length (MON=0, PWM=0, C256=0, WLS=0)

HS	SW	ABS	REF	SWAP								Со	lumr	n Ad	dres	s/D	isplay Da	ıta / 🤄	Segr	men	t Dri	ver							
(	)	0	0	0			Х	=00	Н				X	=01	Н		$\leftarrow \rightarrow$			X:	=CE	Н				Х	=CF	Н	
(	)	0	1			X:	=CE	Н				X:	=CF	Ή		$\longleftrightarrow$			Χ	=00	Н				Х	=011	1		
	[	DDRAM	D <sub>7</sub>	$D_6$	$D_{5}$	D <sub>4</sub>	$D_2$	D1	$D_0$	D <sub>7</sub>	D <sub>4</sub>	D³	$D_2$	D1	$\longleftrightarrow$	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_2$	D1	D <sub>0</sub>	D <sub>7</sub>	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>		
	Grayscale Palette					Pale	tte A	١	ı	Pale	tte E	3	F	Pale	tte C	,	$\longleftrightarrow$	ı	Pale	tte A	١.	F	Pale	tte E	3	ı	Pale	te C	;
	Display Data in DDR/ Grayscale Pale Segment Dri					SE	GA₀			SEC	GB₀			SE	GC₀	·	$\longleftrightarrow$	,	SEG	6A <sub>103</sub>		•	SEG	B <sub>103</sub>	3		SEG	C <sub>103</sub>	3

HSW	ABS	REF	SWAP								Со	lumr	n Ad	dres	s/D	isplay Da	ıta / :	Segr	men	t Dri	ver							
0	0	1			Х	=00	Н				X	=01	Н		$\leftarrow \rightarrow$			X:	=CE	Н				Х	=CF	Н		
0	0	0			X:	=CE	Н				X:	=CF	Н		$\leftarrow \rightarrow$			Х	=00	Н				Х	=011	Н		
	Display I	DDRAM	D <sub>7</sub>	De	$D_S$	D <sub>4</sub>	$D_2$	D <sub>1</sub>	$D_0$	D <sub>7</sub>	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	$\longleftrightarrow$	D <sub>7</sub>	$D_6$	$D_{S}$	D <sub>4</sub>	$D_2$	D <sub>1</sub>	$D_0$	D <sub>7</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	
	Grayscale Palette					tte A		ı	Pale	tte E	3	F	Pale	tte C	;	$\longleftrightarrow$	ı	Pale	tte A	١.	F	Pale	tte E	3	ı	Pale	tte C	;
					SEC	3C₀			SEC	GB₀			SE	GA₀		$\longleftrightarrow$	;	SEG	C <sub>103</sub>	3		SEG	B <sub>103</sub>	3		SEG	iA <sub>103</sub>	3

HSW	ABS	REF	SWAP								Со	lumr	n Ad	ldres	s/E	Display Da	ata / :	Segi	men	t Dri	ver							
0	1 0 1 1 Display Data in DDF				X=0	)0H					X=(	)1H				$\leftarrow \rightarrow$		X=0	ŒΗ					X=0	CFH			
0	1	1		X=C	CEH					X=(	CFH				$\leftarrow \rightarrow$		X=(	)0H					X=0	)1H				
	Display I	Data in [	DDRAM	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	$D_S$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	$D_0$	$\longleftrightarrow$	D³	$D_2$	D1	D <sub>0</sub>	D <sub>7</sub>	De	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>
	Grayscale Palett					tte A	١.	ı	Pale	tte E	3	F	Pale	tte C	;	$\longleftrightarrow$	ı	Pale	tte A	A	F	Pale	tte E	3	ı	Palet	tte C	;
	Display Data in DDR  Grayscale Pale  Segment Dri				SE	GA₀			SEC	GB₀			SE	GC₀		$\longleftrightarrow$		SEG	A <sub>103</sub>	3	,	SEG	B <sub>103</sub>			SEG	iC <sub>103</sub>	3

HSW	ABS	REF	SWAP								Со	lumr	n Ad	dres	s/E	Display Da	ita / :	Segr	nen	t Dri	ver							
0	1	1 0 1 1			X=(	)0H					X=(	)1H				$\leftarrow \rightarrow$		X=C	ΈH					X=(	CFH			
0	1	1	0		X=0	CEH					X=(	CFH				$\leftarrow \rightarrow$		X=0	)0H					X=0	)1H			
	Display [	D₃	$D_2$	D1	D <sub>0</sub>	D <sub>7</sub>	De	$D_{5}$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	$D_0$	$\longleftrightarrow$	D³	$D_2$	D <sub>1</sub>	D <sub>0</sub>	D <sub>7</sub>	De	Ds	D <sub>4</sub>	D₃	$D_2$	D <sub>1</sub>	D <sub>0</sub>		
	Grayscale Palette					tte A		F	Pale	tte E	3	F	Pale	tte C	;	$\longleftrightarrow$	ı	Pale	tte A		F	Pale	tte E	3	F	Palet	te C	;
		t Driver		SE	GC₀			SEC	GB₀			SE	GA₀		$\longleftrightarrow$	ļ	SEG	iC <sub>103</sub>	3	,	SEG	B <sub>103</sub>	1	,	SEG	A <sub>103</sub>		



HSW	ABS	REF	SWAP							(	Colui	mn A	Addre	ess /	Disp	olay	Data	ı / Se	egme	ent C	)rive	r						
1	*	0	0				X=(	00H							X=(	)1H							X=0	)2H				
	Display	Data in I	DDRAM	D <sub>7</sub>	De	$D_5$	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	$D_0$	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D1	D <sub>0</sub>	D <sub>7</sub>	$D_6$	$D_{S}$	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D1	$D_0$	
	G	<b>Srayscale</b>	Palette		Pale	tte A			Pale	tte B			Pale	tte C	;		Pale	tte A			Pale	tte B	}		Pale	tte C	;	· · · ·
		Segmer	nt Driver		SE	GA₀			SE	GB₀			SEC	3C₀			SE	GA₁			SEC	GB₁			SE	GC₁		

						Сс	lum	n Ad	dres	s/D	ispla	ay Da	ata /	Seg	men	t Dri	ver						
			X=9	99H							X=9	AH							X=9	9BH			
 D7							οO	D <sub>7</sub>	<sup>9</sup> O	$D_S$	D₄	$D_3$	$D_2$	٦	$D_0$	D <sub>7</sub>	<sup>9</sup> Q	D <sub>5</sub>	P	$D_3$	$D_2$	D₁	D <sub>0</sub>
	Palette A Palette B							Pale	tte C	;		Pale	tte A	١		Pale	tte B	;		Pale	tte C	``	
	SEGA <sub>102</sub> SEGB <sub>102</sub>						SEG	C <sub>102</sub>	2		SEC	A <sub>103</sub>			SEG	B <sub>103</sub>			SEC	3C <sub>103</sub>	3		

HSV	/ ABS	REF	SWAP							(	Colui	mn A	Addre	ess /	Dis	olay	Data	a / Se	egme	ent D	)rive	r						
1	*	0	1				X=(	H00							X=(	)1H							X=(	)2H				
	Display	/ Data in I	DDRAM	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	D₃	$D_2$	D1	$D_0$	D <sub>7</sub>	De	$D_{S}$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	$D_0$	D7	De	Ds	D <sub>4</sub>	D3	$D_2$	D1	Ο°	ļ
	(	Grayscale	Palette		Pale	tte A			Pale	tte B			Pale	tte C	;		Pale	tte A			Pale	tte B	3		Pale	tte C		
		Segmer	SE	GC₀			SE	$\overline{GB_0}$			SE	$GA_0$			SE	GC₁			SE	GB₁			SE	GA₁				

						Сс	lum	n Ad	dres	s/D	ispla	ay Da	ata /	Seg	men	t Dri	ver						
			X=9	99H							X=9	AH.							X=9	BH			
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								D <sub>7</sub>	<sup>9</sup> Q	Ds	Pγ	$D_3$	$D_2$	٦	$D_0$	D7	<sup>9</sup> Q	D <sub>5</sub>	Pγ	$D_3$	$D_2$	$D_1$	D <sub>0</sub>
	Palette A Palette B								Pale	tte C	;		Pale	tte A	١		Pale	tte B	1		Pale	tte C	,
	SEGC <sub>102</sub> SEGB <sub>102</sub>								SEC	A <sub>102</sub>			SEG	C <sub>103</sub>			SEG	B <sub>103</sub>			SEC	A <sub>103</sub>	

HSW	ABS	REF	SWAP							(	Colui	mn A	Addre	ess /	Disp	olay	Data	a / Se	egme	ent D	rive	r						
1	*	1					X=9	BH							X=9	99H					X=9	HA6						
	* 1 0 X=9AH  Display Data in DDRAM C C C								D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	D7	$D_6$	D5	$D_4$	$D_3$	$D_2$	D1	D <sub>0</sub>	D7	De	D <sub>5</sub>	D <sub>4</sub>	
		<b>Srayscale</b>	Palette		Pale	tte A			Pale	tte B			Pale	tte C	;		Pale	tte A			Pale	tte E	3		Pale	tte C		
		Segmer	nt Driver		SE	GC₀			SE	$\overline{GB_0}$			SE	$\overline{GA}_0$			SE	GC₁			SE	GB₁			SE	GA₁		

						Co	lum	n Ad	dres	s/D	ispla	ay Da	ata /	Seg	men	t Dri	ver					
	X=(	01H					X=(	)2H							X=0	)0H				X=(	)1H	
 2																						
	Pale	tte A	\		Pale	tte B	}		Pale	tte C	;		Pale	tte A		ı	Pale	te B		Pale	tte C	;
	SEG	€C <sub>102</sub>	2		SEG	B <sub>102</sub>			SEG	A <sub>102</sub>			SEG	$C_{103}$			SEG	B <sub>103</sub>		SEG	A <sub>103</sub>	

HSV	/V	ABS	REF	SWAP							(	Colur	mn A	Addre	ess /	Disp	olay	Data	1 / Se	egme	ent D	rive	r						
1		*	1	1	1 X=9AH 2 2 2 A							X=9	ВН							X=9	99H					X=9	AH.		
		Display	Data in [	DDRAM	1 1 1 1				D7	De	$D_{5}$	$D_4$	$D_3$	$D_2$	D1	$D_0$	D7	$D_6$	$D_5$	$D_4$	D₃	$D_2$	D1	D <sub>0</sub>	D7	D <sub>6</sub>	Ds	$D_4$	
		G	rayscale	Palette		Pale	tte A			Pale	tte B			Pale	te C	;		Pale	tte A		F	Pale	tte B	3		Pale	tte C		
			Segmen	t Driver		SEC	GA₀			SE	GB₀			SEC	3C₀			SE	GA₁			SEC	GB₁			SE	GC₁		

-						Co	lum	n Ad	dres	s/D	ispla	ay Da	ata /	Seg	men	t Dri	ver						
	X=(	)1H					X=(	)2H							X=0	)0H					X=(	)1H	
 $D_3$	$D_2$	D1	D <sub>0</sub>	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	D₃	$D_2$	D1	$D_0$	D7	$D_6$	D5	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D1	D <sub>0</sub>	D <sub>7</sub>	De	$D_5$	$D_4$
	Pale	tte A			Pale	tte B	}		Pale	tte C	,		Pale	tte A			Pale	tte B			Pale	tte C	;
	SEC	A <sub>102</sub>			SEG	B <sub>102</sub>			SEG	C <sub>102</sub>			SEC	A <sub>103</sub>			SEG	B <sub>103</sub>			SEG	C <sub>103</sub>	

New Japan Radio Co., Ltd. -



#### (4-4-3) Bit Assignment in Variable 8-level Gradation Mode

8-bit Bus Length (MON=0, PWM=0, C256=1, WLS=0)

HSW	ABS	REF	SWAP						Co	lumn Ac	ldress /	Display Da	ta / S	egme	nt Dri	ver				
*	*	0	0				X	(=00F	1			$\leftarrow \rightarrow$				>	<=67F	1		
*	*	1	1				Χ	(=67F	ł			$\leftarrow \rightarrow$				>	(=00H	1		
ı	Display [	Data in [	DDRAM	D <sub>7</sub>	D <sub>6</sub>	Ds	D <sub>4</sub>	D³	$D_2$	D1	Do	$\longleftrightarrow$	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	$D_3$	$D_2$	D1	D <sub>0</sub>
	G	rayscale	Palette	Pa	alette	Α	Pa	alette	В	Pale	tte C	$\longleftrightarrow$	P	alette	Α	Pa	alette	В	Pale	tte C
		Segmen	t Driver	9	SEGA	0	5	SEGB	0	SE	GC₀	$\leftarrow \rightarrow$	S	EGA₁	03	S	EGB₁	03	SEG	iC <sub>103</sub>

HSW	ABS	REF	SWAP						Co	lumn Ac	ldress /	Display Da	ıta / S	egme	nt Dri	ver				
*	*	0	1				>	(=00F	1			$\leftarrow \rightarrow$				)	K=671	1		
*	*	1	0				>	(=67F	ł			$\leftarrow \rightarrow$				)	K=00H	1		
	Display [	Data in [	DDRAM														D <sub>1</sub>	D <sub>0</sub>		
	G	rayscale	Palette	P	alette	Α	P	alette	В	Pale	tte C	$\leftarrow \rightarrow$	Р	alette	Α	P	alette	В	Palet	te C
		Segmen	t Driver	9	SEGC	0		SEGB	0	SE	GA <sub>0</sub>	$\longleftrightarrow$	S	EGC₁	03	S	EGB₁	03	SEG	A <sub>103</sub>



#### (4-4-4) Bit Assignment in Fixed 8-level Gradation Mode

16-bit Bus Length (MON=0, PWM=1, C256=0, WLS=1)

HSW	ABS	REF	SWAP								Co	lumı	n Ad	dres	s / C	Display Da	ta / S	Segr	nen	t Dri	ver							
*	0	0	0						X=0	10H						$\leftarrow \rightarrow$						X=6	37H					
*	0	1	1						X=6	7H						$\longleftrightarrow$						X=(	)0H					
ı	Display [	polov Poto in PDPAM un a la l										۵		2														
	G	rayscale	Palette	F	Pale	tte A		F	Palet	tte B	,	I	Pale	tte (		$\leftarrow \rightarrow$	ı	Pale	tte A	<b>A</b>	F	Pale	tte E	3	F	Palet	te C	
		Segmen	t Driver		SE	GA₀			SEC	3B₀			SE	GC₀		$\longleftrightarrow$	,	SEG	A <sub>103</sub>	3	-	SEG	B <sub>103</sub>	3	,	SEG	C <sub>103</sub>	

HSW	ABS	REF	SWAP							Col	lumr	n Ad	dres	s/D	isplay Da	ta / S	Segr	nen	t Dri	ver							
*	0	0	1					X=0	10H						$\leftarrow \rightarrow$						X=6	37H					
*	0	1	0					X=6	7H						$\leftarrow \rightarrow$						X=0	00H					
	Display [	Data in [ rayscale		D <sub>15</sub>	Pale	tte A	D	_o Pale	മ tte E			ິດ Pale	/	; [5]	$\longleftrightarrow$	D <sub>15</sub>	Pale	د tte A	D		മ Pale	മ് tte E			l	te C	7
		Segmen	t Driver		SE	GC₀		SEC	GB₀			SE	GA₀		$\leftarrow \rightarrow$	,	SEG	iC <sub>103</sub>	3	5	SEG	B <sub>103</sub>	3	,	SEG	A <sub>103</sub>	

NOTE) The data indicated with a slash mark ( / ) is invalid.

HSW	ABS	REF	SWAP								Col	lumr	n Ad	dres	s/D	Display Da	ita / S	Segr	nen	t Dri	ver						
*	1	0	0						X=0	)0H						$\leftarrow \rightarrow$						X=6	37H				
*	1	1	1						X=6	37H						$\leftarrow \rightarrow$						X=(	H00				
I	. ,	Data in [ rayscale		۵		മ ette A	<u>_</u>	_ D <sub>7</sub>	° Pale				² Pale	tte C	/	$\leftarrow \rightarrow$ $\leftarrow \rightarrow$	D <sub>11</sub>	ot Oale	മ tte A	ے گ		_ o Pale	ے tte E	<i>/</i>		Δ /c	<u></u>
		Segmen	t Driver		SE	GA₀			SEC	GB₀	·	·	SE	GC₀	·	$\longleftrightarrow$	,	SEG	A <sub>103</sub>	3	Ç	SEG	B103	3	SEG	C <sub>103</sub>	

HSW	ABS	REF	SWAP							Col	lumr	n Ad	dress	: / D	isplay Da	ita / S	Segr	nen	t Dri	ver						
*	1	0	1					X=0	0H						$\leftarrow \rightarrow$						X=6	37H				
*	1	1	0					X=6	7H						$\longleftrightarrow$						X=0	00H				
	Display [	Data in D		D <sub>11</sub>	0 ص		ß	°ale		/			tte C	<u></u>	$\leftarrow \rightarrow$ $\leftarrow \rightarrow$	D <sub>11</sub>	o <sub>1</sub> Oalet	മ tte A	/		°ale	ු tte E	/		ے Palet	ත් ති
		Segmen	t Driver		SE	GC₀		SEC	GB₀			SE	GA₀		$\leftarrow \rightarrow$	(	SEG	C <sub>103</sub>	<b>J</b>	S	SEG	B <sub>103</sub>	3	(	SEG	A <sub>103</sub>

NOTE) The data indicated with a slash mark ( / ) is invalid.



#### 8-bit Bus Length (MON=0, PWM=1, C256=0, WLS=0)

HSW	ABS	REF	SWAP							Со	lumr	ո Ad	dress	s/D	isplay Da	ita / :	Segr	men	t Dri	ver							
0	0	0	0		Х	=00	Н				Х	=01	Н		$\leftarrow \rightarrow$			Χ	=CE	Н				Х	=CF	Н	
0	0	1	1		X:	=CE	Η				X	=CF	Ή		$\leftarrow \rightarrow$			Х	(=00	Н				Х	(=01	Н	
I		Data in [ rayscale		° Pale		/		<sup>∟</sup> Pale	o tte E	<u></u>	P <sub>4</sub>		tte C	Ā	$\longleftrightarrow$		° Pale		/	_ D <sub>2</sub>	_ Dale		/		<u> </u>	tte C	5
		Segmen	t Driver	SE	GA₀			SE	GB₀		·	SE	GC₀		$\leftarrow \rightarrow$		SEG	A <sub>103</sub>	3		SEG	B <sub>10</sub>	3		SEC	6C <sub>103</sub>	

HSW	ABS	REF	SWAP								Со	lumr	n Ad	dres	s/D	isplay Da	ita / S	Segr	men	t Dri	ver							
0	0	0	1			X=	00F	1				Х	=01	Н		$\leftarrow \rightarrow$			X:	=CE	Н				Х	=CF	Н	
0	0	1	0			X=	CE	1				X:	=CF	Н		$\leftarrow \rightarrow$			Х	=00	Н				Х	=011	1	
	Display [	Data in [		D <sub>7</sub>		് tte A	ΔΔ		 Palet		/	D <sub>4</sub>		tte C	_\d_ ;;	$\longleftrightarrow$	D <sub>7</sub>	° Pale	°Ω tte A	/	_ D <sub>2</sub>	 Pale	tte E	D-	D <sub>4</sub>		d tte C	<u> </u>
		Segmen	t Driver		SE	GC₀			SEC	3B₀			SE	GA₀		$\longleftrightarrow$	;	SEG	C <sub>103</sub>	3	,	SEG	B <sub>103</sub>	3		SEG	A <sub>103</sub>	


NOTE) The data indicated with a slash mark ( / ) is invalid.

HSW	ABS	REF	SWAP								Co	lumr	n Ad	dres	s/D	isplay Da	ita / :	Segr	nen	t Dri	ver						
0	1	0	0		X=(	D0H					X=0	)1H				$\leftarrow \rightarrow$		X=C	ΈH					X=C	FΗ		
0	1	1	1		X=(	CEH					X=C	CFH				$\leftarrow \rightarrow$		X=0	)0H					X=0	)1H		
1	Display [ G	Data in [		D <sub>3</sub>		tte A	ß	_ D <sub>7</sub>	മ Pale		/			tte C	, D	$\longleftrightarrow$	_ D <sub>3</sub>	<sup>z</sup> Oale	∆ tte A			മ് Pale	S tte E	/		l	te C
		Segmen	t Driver		SE	GA₀			SEC	GB₀			SEC	GC₀		$\longleftrightarrow$	;	SEG	iA <sub>103</sub>	3	(	SEG	B <sub>103</sub>	}	ς,	SEG	C <sub>103</sub>

HSW	ABS	REF	SWAP							Со	lumr	n Ad	dres	s/C	Display Da	ita / :	Segr	nen	t Dri	ver						
0	1	0	1		X=(	D0H				X=0	)1H				$\leftarrow \rightarrow$		X=C	ΈH					X=C	ΣFH		
0	1	1	0		X=(	CEH				X=0	ĴFΗ				$\leftarrow \rightarrow$		X=0	)0H					X=0	)1H		
	Display [ G	Data in [		D <sub>3</sub>	<u> </u>	tte A	<u>6</u>	°ale		/			/	<i>V</i>	$\longleftrightarrow$	D <sub>3</sub>	<sup>z</sup> Dale	∆ tte A				ے tte E	/		ر Palet	ත් ති te C
		Segmen	t Driver		SE	GC₀		SEC	GB₀			SE	GA₀		$\longleftrightarrow$	ţ	SEG	iC <sub>103</sub>	3	S	SEG	B <sub>103</sub>	1	ţ	SEG	A <sub>103</sub>

NOTE) The data indicated with a slash mark ( / ) is invalid.





						Со	lumi	n Ad	dres	s/D	ispla	ay Da	ata /	Seg	men	t Dri	ver						
			X=9	99H							X=9	АН							X=9	)BH			
 D <sub>7</sub>	De	Ds	<b>*</b>	$D_3$	$D_2$	D1		D <sub>7</sub>	Pв	\$	<b>*</b>	D³	$D_2$	D1	) Pd	D7	De	$D_{S}$	*5	$D_3$	$D_2$	≠ g	<u>/</u>
 Palette A Palette B						,		Pale	tte C	;		Pale	tte A			Pale	tte B			Pale	tte C		
	Palette A Palette B SEGA <sub>102</sub> SEGB <sub>102</sub>								SEG	C <sub>102</sub>	2		SEG	A <sub>103</sub>			SEG	B <sub>103</sub>			SEC	€C <sub>103</sub>	

HSW	ABS	REF	SWAP							(	Colui	mn A	Addre	ess /	Disp	olay	Data	a / Se	egme	ent D	)rive	r						
1	*	0	1				X=(	)0H							X=(	)1H							X=(	02H				
	Display	Data in [	DDRAM	D7	$D_6$	Ds	ø <sup>‡</sup>	$D_3$	$D_2$	D1	J D	D <sub>7</sub>	De	Ž	Æ	D₃	$D_2$	D1	å	D7	$D_6$	Ds	<i>\$</i>	D³	D <sub>2</sub>	£ 9	<b>\$</b> .	
	G	<b>Srayscale</b>	Palette		Pale	tte A			Pale	tte B			Pale	tte C	;		Pale	tte A	١	I	Pale	tte B	}		Pale	tte C	Π.	
		Segmer	nt Driver		SE	GC₀			SE	$\overline{JB}_0$			SE	GA₀			SE	GC₁			SE	GB₁			SE	GA₁		

						Сс	lumi	n Ad	dres	s/D	ispla	ay Da	ata /	Seg	men	t Dri	ver						
			X=9	99H							X=9	)AH							X=9	9BH			
								D <sub>7</sub>	D <sub>6</sub>	ø	<b>*</b>	D <sub>3</sub>	$D_2$	D1	B	D <sub>7</sub>	De	D5	<b>*</b>	D₃	$D_2$	₹ 	D.
 Palette A Palette B									Pale	tte C	;		Pale	tte A			Pale	tte E	}		Pale	tte C	
	SEGC <sub>102</sub> Palette B SEGB <sub>102</sub>								SEG	A <sub>102</sub>	!		SEG	C <sub>103</sub>			SEG	B <sub>103</sub>			SEC	€A <sub>103</sub>	

HSW	ABS	REF	SWAP							(	Colui	mn A	Addr	ess /	Dis <sub>l</sub>	olay	Data	a / Se	egme	ent D	)rive	r						
1	*	1	0		X=9	AH.					X=9	BH							X=9	99H					X=9	)AH		
	Display	Data in [	DDRAM	D3	$D_2$	D1	ß	D <sub>7</sub>	$D_6$	$D_5$	<b>₽</b>	D <sub>3</sub>	$D_2$	\$	Å	D <sub>7</sub>	$D_6$	D5	<i>\$</i>	D₃	$D_2$	D1	ø	D <sub>7</sub>	De	ź	ø <sup>‡</sup>	
	G	rayscale	Palette		Pale	tte A			Pale	tte B			Pale	tte C	;		Pale	tte A			Pale	tte B	}		Pale	tte C		
		Segmer	nt Driver		SE	GC₀			SEC	$GB_0$			SE	GA₀			SE	GC₁			SE	GB₁			SE	GA₁		

						Co	lum	n Ad	dres	s/D	ispla	ay Da	ata /	Seg	men	t Dri	ver						
	X=(	)1H					X=(	)2H							X=0	10H					X=(	)1H	
 $D_3$	$D_2$	D1	ø	D7	$D_6$	$D_S$	<b>\$</b>	D3	$D_2$	₫	Jag /	D <sub>7</sub>	$D_6$	$D_5$	<b>P</b>	$D_3$	$D_2$	D <sub>1</sub>	ø	D <sub>7</sub>	De	ž	đ
	Pale	tte A			Pale	tte B	}		Pale	tte C	,		Pale	tte A	V.	F	Pale	tte B			Pale	tte C	
	SEG	$C_{102}$			SEG	B <sub>102</sub>			SEC	A <sub>102</sub>			SEG	C <sub>103</sub>		,	SEG	B <sub>103</sub>			SEC	A <sub>103</sub>	

H	ISW	ABS	REF	SWAP							(	Colur	nn A	Addre	ess /	Disp	olay	Data	/ Se	egm	ent D	)rive	r						
	1	*	1	1		X=9	AH					X=9	ВН							X=9	99H					X=9	9AH		
		Display	Data in [	DDRAM	D3	$D_2$	D1	ø	D <sub>7</sub>	De	Ds	<b>\$</b>	D³	$D_2$	₽ 	D D	D7	De	$D_5$	<b>\$</b>	D <sub>3</sub>	$D_2$	D1	\$	D <sub>7</sub>	De	ź	đ	
		G	<b>Srayscale</b>	Palette		Pale	tte A			Pale	tte B			Pale	te C			Pale	tte A			Pale	tte B	,		Pale	tte C		
			Segmer	nt Driver		SE	$GA_0$			SE	$GB_0$			SEC	3C₀			SEC	GA₁			SE	GB₁			SE	GC₁		

						Сс	lumi	n Ad	dres	s/D	ispla	ay Da	ata /	Seg	men	t Dri	ver						
	X=(	)1H					X=0	)2H							X=0	10H					X=(	)1H	
 D₃	$D_2$	$D_1$	<b>A</b>	D <sub>7</sub>	De	$D_5$	**************************************	$D_3$	$D_2$	\$	\$	D <sub>7</sub>	De	D5	**************************************	$D_3$	$D_2$	D1	Å	D <sub>7</sub>	De	Ds	D <sub>4</sub>
	Pale	tte A	١		Pale	tte B	,		Pale	tte C	;		Pale	tte A	١	F	Pale	te B			Pale	tte C	;
	SEC	A <sub>102</sub>			SEG	B <sub>102</sub>			SEG	C <sub>102</sub>			SEC	A <sub>103</sub>		,	SEG	B <sub>103</sub>			SEG	C <sub>103</sub>	

New Japan Radio Co., Ltd.



#### 8-bit Bus Length (MON=0, PWM=1, C256=1, WLS=0)

HSW	ABS	REF	SWAP						Co	lumn Ac	ldress / I	Display Da	ita / S	egme	nt Dri	ver				
*	*	0	0				Χ	(=00H	ł			$\leftarrow \rightarrow$				)	K=671	1		
*	*	1	1				χ	(=67F	ł			$\leftarrow \rightarrow$				>	K=00H	1		
	Display [	Data in [	DDRAM	<sup>2</sup> Q	De	Ds	D <sub>4</sub>	ъ	$D_2$	D1	Do	$\leftarrow \rightarrow$	D <sub>7</sub>	<sup>9</sup> Q	P <sup>2</sup>	D4	D₃	D <sub>2</sub>	D <sub>1</sub>	Do
	Grayscale Palette				alette	Α	Pa	alette	В	Pale	tte C	$\longleftrightarrow$	P	alette	Α	Pi	alette	В	Palet	te C
		Segmen	t Driver	93	SEGA	0	5	SEGB	0	SE	GC₀	$\longleftrightarrow$	S	EGA₁	03	S	EGB₁	03	SEG	C <sub>103</sub>

HSW	ABS	REF	SWAP						Со	lumn Ac	Idress /	Display Da	ita / S	egme	nt Dri	ver				
*	*	0	1				>	(=00F	ł			$\leftarrow \rightarrow$				)	<=67F	1		
*	*	1	0				>	(=67F	ł			$\leftarrow \rightarrow$				>	<=00H	1		
ſ	Display [	Data in D	DDRAM	D <sub>7</sub>	D <sub>6</sub>	Ds	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	$D_1$	Do	$\leftarrow \rightarrow$	D <sub>7</sub>	De	Ds	D <sub>4</sub>	$D_3$	$D_2$	$D_1$	D <sub>0</sub>
	Grayscale Palette				alette	Α	P	alette	В	Pale	tte C	$\longleftrightarrow$	P	alette	Α	P	alette	В	Pale	tte C
	Grayscale Palet Segment Driv				SEGO	0	5	SEGB	0	SE	GA₀	$\longleftrightarrow$	S	EGC <sub>1</sub>	03	S	EGB₁	03	SEG	iA <sub>103</sub>



#### (4-4-5) Bit Assignment in B&W Mode

16-bit Bus Length (MON=1, PWM=\*, C256=0, WLS=1)

HSW	ABS	REF	SWAP		Co	lumn Address / D	isplay Da	ta / Segment Dri	ver	
*	0	0	0		X=00H		$\leftarrow \rightarrow$		X=67H	
*	0	1	1		X=67H		$\leftarrow \rightarrow$		X=00H	
	Display〔	Data in [		Palette A	Palette B	Palette C	$\leftarrow \rightarrow$	Palette A	Palette B	Palette C
	•	a, cou.c			. 6.04.0 2		. ,			. 0.000
		Segmen	nt Driver	SEGA₀	SEGB₀	SEGC₀	$\leftarrow \rightarrow$	SEGA <sub>103</sub>	SEGB <sub>103</sub>	SEGC <sub>103</sub>

HSW	ABS	REF	SWAP		Co	lumn Address / D	Display Da	ta / Segment Dri	ver	
*	0	0	1		X=00H		$\leftarrow \rightarrow$		X=67H	
*	0	1	0		X=67H		$\leftarrow \rightarrow$		X=00H	
ı	Display [	Data in [ rayscale		Palette A	Palette B	Palette C	$\leftarrow \rightarrow$ $\leftarrow \rightarrow$	Palette A	Palette B	Palette C
		Segmen	nt Driver	SEGC <sub>0</sub>	SEGB₀	SEGA <sub>0</sub>	$\longleftrightarrow$	SEGC <sub>103</sub>	SEGB <sub>103</sub>	SEGA <sub>103</sub>

HSW	ABS	REF	SWAP		Co	lumn Address / D	Display Da	ta / Segment Dri	ver	
*	1	0	0		X=00H		$\leftarrow \rightarrow$		X=67H	
*	1	1	1		X=67H		$\leftarrow \rightarrow$		X=00H	
	Display〔	Data in [		Palette A	Palette B	Palette C	$\longleftrightarrow \\ \longleftrightarrow$	Palette A	Palette B	Palette C
	Segment Driver SEGA <sub>0</sub>				SEGB <sub>0</sub>	SEGC₀	$\longleftrightarrow$	SEGA <sub>103</sub>	SEGB <sub>103</sub>	SEGC <sub>103</sub>

HSW	ABS	REF	SWAP		Co	lumn Address / D	Display Da	ta / Segment Dri	ver	
*	1	0	1		X=00H		$\leftarrow \rightarrow$		X=67H	
*	1	1	0		X=67H		$\leftarrow \rightarrow$		X=00H	
	Display [	Data in [	DDRAM							
	G	rayscale	Palette	Palette A	Palette B	Palette C	$\longleftrightarrow$	Palette A	Palette B	Palette C
		Segmen	nt Driver	SEGC₀	SEGB <sub>0</sub>	SEGA <sub>0</sub>	$\longleftrightarrow$	SEGC <sub>103</sub>	SEGB <sub>103</sub>	SEGA <sub>103</sub>

NOTE) The data indicated with a slash mark ( / ) is invalid, and only MSB bits are effective.



#### 8-bit Bus Length (MON=1, PWM=\*, C256=0, WLS=0)

HSW	ABS	REF	SWAP					Co	lumn	Add	dress	s / D	isplay Da	ta / S	Segn	nent	Dri	ver							
0	0	0	0		X=00	Н			X=	=01ŀ	Н		$\leftarrow \rightarrow$			X=	=CE	Н				X	=CFI	Η	
0	0	1	1		X=CE	Н			X=	-CFI	Н		$\leftarrow \rightarrow$			X:	=00I	Н				Х	=01F	1	
1	Display [	Data in D	DDRAM	-á		$D_2$			D <sub>4</sub>	کم	D <sub>2</sub>	Á	$\leftarrow \rightarrow$	D <sub>7</sub>	گار	De	D₄	D <sub>2</sub>	6	D	<u>/</u> 6	$D_4$	کی		<u></u>
	Grayscale Palett		Palette	Pa	lette A	F	Palette	В	Р	Palet	tte C		$\longleftrightarrow$	F	Palet	te A		P	alet	tte B	3	F	Palet	te C	
		Segmen	nt Driver	S	EGA <sub>0</sub>		SEGB	0		SEC	GC₀		$\longleftrightarrow$	-	SEG	A <sub>103</sub>		0)	EG	B <sub>103</sub>	;	,	SEG	C <sub>103</sub>	

HSW	ABS	REF	SWAP			Colum	nn Addres	s/D	isplay Da	ta / Seg	ment Dri	iver			
0	0	0	1	X=00	)H	,	X=01H		$\leftarrow \rightarrow$		X=CE	Н		X=CF	-H
0	0	1	0	X=CE	H	>	X=CFH		$\leftarrow \rightarrow$		X=00	Н		X=01	IH
1	Display [	Data in D	DRAM			Ď ď		þ	$\longleftrightarrow$	D,	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	D <sub>2</sub>		D <sub>4</sub>	
	G	rayscale	/scale Palette Palette A		Palette B		Palette C	;	$\longleftrightarrow$	Pale	ette A	Pale	tte B	Pale	ette C
	Segment Drive			SEGC <sub>0</sub>	SEGB₀		SEGA <sub>0</sub>		$\longleftrightarrow$	SEC	3C <sub>103</sub>	SEG	B <sub>103</sub>	SEC	GA <sub>103</sub>

HSW	ABS	REF	SWAP		Co	lumn Address / D	Display Da	ta / Segment Dri	ver	
0	1	0	0	X=00H	X=(	)1H	$\leftarrow \rightarrow$	X=CEH	X=(	CFH
0	1	1	1	X=CEH	X=0	CFH	$\leftarrow \rightarrow$	X=00H	X=(	)1H
	Display [	Data in D	DRAM				$\longleftrightarrow$			
	G	rayscale	Palette	Palette A	Palette B	Palette C	$\longleftrightarrow$	Palette A	Palette B	Palette C
	Segment Drive		t Driver	SEGA <sub>0</sub>	SEGB₀	SEGC₀	$\longleftrightarrow$	SEGA <sub>103</sub>	SEGB <sub>103</sub>	SEGC <sub>103</sub>

HSW	ABS	REF	SWAP		Со	lumn Address / [	Display Da	ta / Segment Dri	ver	
0	1	0	1	X=00H	X=(	)1H	$\leftarrow \rightarrow$	X=CEH	X=(	CFH
0	1	1	0	X=CEH	X=(	CFH	$\leftarrow \rightarrow$	X=00H	X=(	01H
	Display [ G	Data in [		S S S S S S S S S S S S S S S S S S S	Palette B	Palette C	$\longleftrightarrow$	Palette A	Palette B	Palette C
		Segmen		SEGC <sub>0</sub>	SEGB <sub>0</sub>	SEGA <sub>0</sub>	$\longleftrightarrow$	SEGC <sub>103</sub>	SEGB <sub>103</sub>	SEGA <sub>103</sub>

NOTE) The data indicated with a slash mark ( / ) is invalid, and only MSB bits are effective.





HSW	ABS	REF	SWAP							(	Colu	mn A	Addre	ess /	Disp	olay	Data	/ Se	egm	ent D	)river	-					
1	*	0	0				X=(	H00							X=0	)1H							X=(	)2H			
	Display	Data in I	DDRAM	D <sub>7</sub>							\$	<sup>2</sup> O	<b>1</b> 00	<b>\$</b>	\   	$D_3$	D&	D.		D <sub>7</sub>	<b>A</b>	\$	<b>*</b>	$D_3$	ZQ.	≠ g	<b>∄</b>
	Grayscale Palette		Palette		Pale	tte A	١		Pale	tte B			Pale	tte C			Pale	tte A		F	Palet	te B	}		Pale	tte C	
	Segment Driver				SE	GA₀			SEC	GB₀			SE	GC₀			SEC	GA₁			SEC	βB₁			SE	GC₁	

	0-1	A deles / Dis-sel	D-1- / O	4 Duly and			
	Colum	n Address / Displa	ay Data / Segmen	it Driver			
 X=9	99H	X=9	9AH	X=9	9BH		
	<u> </u>						
 Palette A	Palette B	Palette C	Palette A	Palette B	Palette C		
 SEGA <sub>102</sub>	SEGB <sub>102</sub>	SEGC <sub>102</sub>	SEGA <sub>103</sub>	SEGB <sub>103</sub>	SEGC <sub>103</sub>		

	HSW	ABS	REF	SWAP							(	Colu	mn A	Addre	ess /	Dis <sub>l</sub>	olay	Data	a / Se	egme	ent D	)rive	r						
	1	*	0	1				X=(	H00							X=(	)1H							X=0	)2H				
_		Display	Data in [	DDRAM	D <sub>7</sub>	ø	D.	<b>*</b>	D₃	ð	4	\$	D <sub>7</sub>	å	\$	ø <sup>*</sup>	D <sub>3</sub>	D <sub>2</sub>	4	ø	D <sub>7</sub>	B	Ž	Æ	D₃	ğ	4	D D	
		G	rayscale	Palette	F	Pale	tte A			Pale	tte B			Pale	tte C	;		Pale	tte A	١		Pale	tte B	}		Pale	tte C		
		Segment Driver S				SEC	GC₀			SE	$GB_0$			SE	GA₀	,		SE	GC₁			SEC	GB₁	,		SE	GA₁		

	Colum	n Address / Displa	ay Data / Segmen	t Driver		
 X=9	99H	X=9	9AH	X=9	9BH	
 Palette A	Palette B	Palette C	Palette A	Palette B	Palette C	
 SEGC <sub>102</sub>	SEGB <sub>102</sub>	SEGA <sub>102</sub>	SEGC <sub>103</sub>	SEGB <sub>103</sub>	SEGA <sub>103</sub>	

HSW	ABS	REF	SWAP						Col	umn /	Addre	ess /	Disp	olay	Data	/ Se	gme	ent D	rive							
1	*	1	0	X=	9AH				X=	9BH							X=9	99H					X=9	)AH		
	Display	Data in I	DDRAM	<u>م</u>		<b>8</b>	D7		å å	٥	D.	≠ /	_/ ø	D7	\$	ø (	<b>\$</b>	D <sub>3</sub>	ð	ø ∫	<b>\$</b>	D7	<b>8</b>		₫	
	G	Grayscale	Palette	Pal	ette A	١.	ı	Palett	e B		Pale	te C			Palet	te A		F	Palet	te B			Pale	tte C		
	Segment Driver			SE	GC₀			SEG	iB <sub>0</sub>		SEC	GA₀			SEG	C₁			SEC	B₁			SE	GA₁		

	Colum	n Address / Displa	ay Data / Segmen	t Driver	
 X=01H	X=(	)2H	X=(	)0H	X=01H
 Palette A	Palette B	Palette C	Palette A	Palette B	Palette C
 SEGC <sub>102</sub>	SEGB <sub>102</sub>	SEGA <sub>102</sub>	SEGC <sub>103</sub>	SEGB <sub>103</sub>	SEGA <sub>103</sub>

Ī	HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																								
	1	*	1	1	X=9AH			X=9BH						X=99H						X=9AH									
_	Display Data in DDRAM				$D_3$	D <sub>2</sub>	4	ß	D <sub>7</sub>	\$	*	ø <sup>‡</sup>	$D_3$	D <sub>2</sub>	Þ	Z Z	D7	J.	Ds.	<b>*</b>	D <sub>3</sub>	ð	\$	\$	D7	å	Ź	ø\$	
	Grayscale Palette Segment Driver				Palette A			Palette B			Palette C			Palette A			Palette B			Palette C									
					SEGA₀			SEGB₀			SEGC <sub>0</sub>			SEGA <sub>1</sub>			SEGB <sub>1</sub>			SEGC₁									

Column Address / Display Data / Segment Driver													
	X=01H	X=(	02H	X=(	X=01H								
	Palette A	Palette B	Palette C	Palette A	Palette B	Palette C							
	SEGA <sub>102</sub>	SEGB <sub>102</sub>	SEGC <sub>102</sub>	SEGA <sub>103</sub>	SEGB <sub>103</sub>	SEGC <sub>103</sub>							

NOTE) The data indicated with a slash mark (  $\!\!/$  ) is invalid, and only MSB bits are effective.



#### 8-bit Bus Length (MON=1, PWM=\*, C256=1, WLS=0)

HSW	ABS	REF	SWAP		Column Address / Display Data / Segment Driver															
*	*	0	0				)	X=00I	Н			$\leftarrow \rightarrow$		X=67H						
*	*	1	1				)	X=67I	Н			$\longleftrightarrow$				)	X=00H	1		
ı	Display [	Data in [	DDRAM	<sup>2</sup> Q				ρı	°a	$\longleftrightarrow$	D <sub>7</sub>	ď	Dê	D4	ľa	D <sub>2</sub>	D <sub>1</sub>	OO		
	G	rayscale	Palette	Р	Palette A		Palette B Pale		ette C	$\longleftrightarrow$	P	alette	Α	P	alette	В	Pale	tte C		
		Segmen	t Driver		SEGA₀		SEGB <sub>0</sub> SEGC <sub>0</sub>		$\longleftrightarrow$	S	EGA₁	03	S	EGB₁	03	SEG	GC <sub>103</sub>			

HSW	ABS	REF	SWAP		Column Address / Display Data / Segment Driver					
*	*	0	1		X=00H		$\leftarrow \rightarrow$		X=67H	
*	*	1	0		X=67H		$\leftarrow \rightarrow$		X=00H	
-	Display [	Data in D	DRAM	6 6	D <sub>2</sub> D <sub>3</sub>	°0	$\leftarrow \rightarrow$	° 0 ° 0 ° 0	D3 D3 D3	°1
	Gı	rayscale	Palette	Palette A	Palette B	Palette C	$\longleftrightarrow$	Palette A	Palette B	Palette C
		Segmen	t Driver	SEGC₀	SEGB₀	SEGA <sub>0</sub>	$\longleftrightarrow$	SEGC <sub>103</sub>	SEGB <sub>103</sub>	SEGA <sub>103</sub>

NOTE) The data indicated with a slash mark (  $\!\!/$  ) is invalid, and only MSB bits are effective.




### (4-5) Write Data and Read Data

### 16-bit Bus Length

	ABS=0															
Write Data	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	$D_9$	D <sub>8</sub>	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
	$\downarrow$															$\downarrow$
Read Data	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	*	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	*	*	$D_4$	D <sub>3</sub>	$D_2$	D <sub>1</sub>	*
	400.4															
	ABS=1															
Write Data	<b>ABS=1</b> D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Write Data		D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D₀ ↓

### 8-bit Bus Length



NOTE) \*: Invalid Data



### (5) GRAYSCALE CONTROL CIRCUIT

### (5-1) Display Mode Selection

A display mode is selected by the combination of the  $D_2$  (MON) bit of the "Display Control (1)" instruction and the  $D_3$  (PWM) and  $D_2$  (C256) bits of the "Display Mode Control" instruction, as shown below.

Table 11 Display Mode Selection

MON	PWM	C256 (NOTE1)	Display Mode	Bus L	Oscillation (NOTE2)			
	0	0	Variable 16-grayscale Mode	4096 Colors	8-/16-bit	(WLS=0/1)	face	
0	U	1	Variable 8-grayscale Mode	256 Colors	8-bit	(WLS=0)	t <sub>OSC1</sub>	
	1	0	Fixed 8-grayscale Mode	256 Colors	8-/16-bit	(WLS=0/1)	f	
	ı	1	Fixed 6-grayscale Mode	250 Colors	8-bit	(WLS=0)	t <sub>OSC2</sub>	
1	*	0	B&W Mode	Black & White	8-/16-bit	(WLS=0/1)	f <sub>OSC3</sub>	
		1	Davv Mode	DIACK & WITHE	8-bit	(WLS=0)		

NOTE1) In the variable grayscale mode, "C256" bit selects either 16-grayscale (4K colors) or 8-grayscale (256 colors). When C256="0" (16-grayscale), all 12 bits are assigned to 1 RGB-pixel. When C256="1" (8-grayscale), only 8 bits are assigned and the 8-bit bus length should be used. In the fixed 8-grayscale mode or the B&W mode, the "C256" bit is usually "1". For more information how the display data is assigned, refer to "(4-4) Bit Assignment of Display Data".

NOTE2)Oscillation frequency is decided according to the display mode, and is fine-tuned by the "Frequency Control" Instruction. Refer to "(10) OSCILLATOR" and "OSCILLATION FREQUENCY AND FRAME FREQUENCY".

### (5-1-1) Variable 16-grayscale Mode

In this mode, each of the palettes Aj, Bj and Cj (j=0-15) is capable of selecting 16 from 32 grayscales (0/31-31/31) by setting palette data in the grayscale palette. Then, each of the segment drivers SEGAi, SEGBi and SEGCi (i=0 to 103) generates 16 grayscales to achieve 4,096 colors. Refer to Table 12-1 and Table 12-2.

### (5-1-2) Variable 8-grayscale Mode

Each of the palettes Aj, Bj and Cj (j=0-15) is capable of selecting 8 from 32 grayscales (0/31-31/31). 2 segment drivers of 1 RGB-group (SEGAi, SEGBi and SEGCi (i=0 to 103)) generate 8 grayscales, and the other driver does 4 grayscales to achieve 256 colors. Refer to Table 13-1 through Table 13-4. The 8-bit bus length is usually used in this mode.

### (5-1-3) Fixed 8-grayscale Mode

The palette setting is not necessary, because the palettes Aj, Bj and Cj (j=0-15) are always fixed at 4 or 8 grayscales between 0/7 and 7/7. 2 segment drivers of 1 RGB-group (SEGAi, SEGBi and SEGCi (i=0 to 103)) are fixed at 8 grayscales, and the other driver is 4 grayscales, then results in 256 colors. Refer to Table 14-1 and Table 14-2.

### (5-1-4) B&W Mode

The palette setting is not necessary, where the only MSB bits of display data are valid. Refer to Table 15.



### (6) GRAYSCALE PALETTE

### (6-1) Grayscale Selection in Variable 16-grayscale Mode

Table 12-1 Grayscale selection

Table 12-2 Grayscale Palette

( Palette Ai. Bi. and Ci )

(Talotto / ij, Dj,	
Display Data MSBLSB	Palette Name
0000	Palette A0/B0/C0
0001	Palette A1/B1/C1
0010	Palette A2/B2/C2
0 0 1 1	Palette A3/B3/C3
0100	Palette A4/B4/C4
0101	Palette A5/B5/C5
0110	Palette A6/B6/C6
0111	Palette A7/B7/C7
1000	Palette A8/B8/C8
1001	Palette A9/B9/C9
1010	Palette A10/B10/C10
1011	Palette A11/B11/C11
1100	Palette A12/B12/C12
1101	Palette A13/B13/C13
1110	Palette A14/B14/C14
1111	Palette A15/B15/C15

( Palette Aj, E	Bj, and Cj)				
Palette Data MSBLSB	Grayscale	Default Setting	Palette Data MSBLSB	Grayscale	Default Setting
00000	0	Palette A0/B0/C0	10000	16/31	
00001	1/31		10001	17/31	Palette A8/B8/C8
00010	2/31		10010	18/31	
00011	3/31	Palette A1/B1/C1	10011	19/31	Palette A9/B9/C9
00100	4/31		10100	20/31	
00101	5/31	Palette A2/B2/C2	10101	21/31	Palette A10/B10/C10
00110	6/31		10110	22/31	
00111	7/31	Palette A3/B3/C3	10111	23/31	Palette A11/B11/C11
01000	8/31		11000	24/31	
01001	9/31	Palette A4/B4/C4	11001	25/31	Palette A12/B12/C12
01010	10/31		11010	26/31	
01011	11/31	Palette A5/B5/C5	11011	27/31	Palette A13/B13/C13
01100	12/31		11100	28/31	
01101	13/31	Palette A6/B6/C6	11101	29/31	Palette A14/B14/C14
01110	14/31		11110	30/31	
01111	15/31	Palette A7/B7/C7	11111	31/31	Palette A15/B15/C15

NOTE1) "MON=0", "PWM=0", "C256=0"

NOTE2) Applied to palette Aj, Bj and Cj (j=0 to 15)



### (6-2) Grayscale Selection in Variable 8-grayscale Mode

### **Table 13-1 Grayscale selection**

### Table 13-2 Grayscale Palette

(Palette Aj and Bj)

	- 1/
Display Data MSBLSB	Palette Name
000*	Palette A1/B1/C1
0 0 1 *	Palette A3/B3/C3
010*	Palette A5/B5/C5
011*	Palette A7/B7/C7
100*	Palette A9/B9/C9
101*	Palette A11/B11/C11
110*	Palette A13/B13/C13
1111*	Palette A15/B15/C15
	·

( Palette Aj	( Palette Aj and Bj )						
Palette Data MSBLSB	Grayscale	Default Setting	Palette Data MSBLSB	Grayscale	Default Setting		
00000	0		10000	16/31			
00001	1/31		10001	17/31			
00010	2/31		10010	18/31			
00011	3/31	Palette A1/B1/C1	10011	19/31	Palette A9/B9/C9		
00100	4/31		10100	20/31			
00101	5/31		10101	21/31			
00110	6/31		10110	22/31			
00111	7/31	Palette A3/B3/C3	10111	23/31	Palette A11/B11/C11		
01000	8/31		11000	24/31			
01001	9/31		11001	25/31			
01010	10/31		11010	26/31			
01011	11/31	Palette A5/B5/C5	11011	27/31	Palette A13/B13/C13		
01100	12/31		11100	28/31			
01101	13/31		11101	29/31			
01110	14/31		11110	30/31			
01111	15/31	Palette A7/B7/C7	11111	31/31	Palette A15/B15/C15		

NOTE1) "MON=0", "PWM=0", "C256=1".

NOTE2) Applied to palette Aj and Bj (j=0 to 15) NOTE3) Palette 0, 2, 4, 6, 8, 10, 12 and 14 are disabled.

**Table 13-3 Grayscale selection** 

Table 13-4 Grayscale Palette

( Dolotto Ci )

( Palette Cj )	
Display Data MSBLSB	Palette Name
0.0 * *	D 1 11 A 0/D 0/O 0
00**	Palette A3/B3/C3
01**	Palette A7/B7/C7
10**	D 1 11 A 44 / D 44 / O 44
10**	Palette A11/B11/C11
11**	Palette A15/B15/C15
-	

( Palette Cj	)				
Palette Data MSBLSB	Grayscale	Default Setting	Palette Data MSBLSB	Grayscale	Default Setting
00000	0		10000	16/31	
00001	1/31		10001	17/31	
00010	2/31		10010	18/31	
00011	3/31		10011	19/31	
00100	4/31		10100	20/31	
00101	5/31		10101	21/31	
00110	6/31		10110	22/31	
00111	7/31	Palette A3/B3/C3	10111	23/31	Palette A11/B11/C11
01000	8/31		11000	24/31	
01001	9/31		11001	25/31	
01010	10/31		11010	26/31	
01011	11/31		11011	27/31	
01100	12/31		11100	28/31	
01101	13/31		11101	29/31	
01110	14/31		11110	30/31	
01111	15/31	Palette A7/B7/C7	11111	31/31	Palette A15/B15/C15

NOTE1) "MON=0", "PWM=0", "C256=1"

NOTE2) Applied to palette Cj (j=0 to 15)

NOTE3) Palette 0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13 and 14 are disabled.



### (6-3) Grayscale Selection in Fixed 8-grayscale Mode

Table 14-1 Grayscale Selection

( Palette Ai and Bi )

( Falette Aj aliu bj.)					
Display Data MSBLSB	Grayscale				
000*	0/7				
001*	1/7				
010*	2/7				
011*	3/7				
100*	4/7				
101*	5/7				
110*	6/7				
111*	7/7				

Table 14-2 Grayscale Palette

( Palette Cj )

Display Data MSBLSB	Grayscale
00**	0/7
0 1 * *	3/7
10**	5/7
11**	7/7

NOTE1) "MON=0", "PWM=1", "C256=0 or 1"

### (6-4) Grayscale Selection in B&W Mode

Table 15 Grayscale Selection

Display Data MSB LSB	Grayscale
0 * * *	0
1 * * *	1

NOTE1) "MON=1", "PWM=0 or 1" and "C256=0 or 1"



### (7) DISPLAY TIMING GENERATOR

The display timing generator generates timing clocks such as the CL (Line Clock), FR (Frame Rate) and FLM (First Line Maker) by dividing an oscillation frequency. These clocks are used inside the LSI, and are activated by setting "1" at the  $D_0$  (SON) bit of the "Duty-1 /Display Clock ON/OFF" instruction.

The CL is used for the line counter and the data latch circuit. At the rising edge of the CL signal, the line counter is counted up, then 312-bit display data is latched into the data latch circuit. At the falling edge of the CL signal, the latch data is released to the grayscale control circuit, then segment drivers Ai, Bi and Ci (i=0 to 103) produce LCD driving waveforms. The internal data-transmission timing between the DDRAM and segment drivers is completely independent of external data-transmission timing, so that MPU makes access to the LSI without concern for the LSI's internal operation.

The FR and FLM are generated by the CL. The FR toggles once every frame in the default status, and is programmed to toggle once every N lines. And the FLM is used to specify an initial display line, which is preset whenever the FLM becomes "H".

### (8) DATA LATCH CIRCUIT

The data latch circuit is used to temporarily store display data which is released to the grayscale control circuit. The display data in this circuit is updated in synchronization with the CL. The "All Pixels ON/OFF", "Display ON/OFF" and "Reverse Display ON/OFF" instructions control the data in this circuit, but does not change the data in the DDRAM.

### (9) COMMON DRIVERS AND SEGMENT DRIVERS

The LSI includes 80-common drivers and 312-segment drivers. The common drivers generate LCD driving waveforms formed on the  $V_{LCD}$ ,  $V_1$ ,  $V_4$  and  $V_{SSH}$  levels. The segment drivers generate waveforms formed on the  $V_{LCD}$ ,  $V_2$ ,  $V_3$  and  $V_{SSH}$  levels.




Fig 8 LCD Driving Waveforms (B&W Mode, Color Reverse OFF, 1/81 Duty)

### (10) OSCILLATOR

The oscillator is equipped with a resistor and a capacitor, and generates internal clocks used for the display timing generator and the voltage booster. The internal resistor is enabled by setting "0" at the  $D_1$  (CKS) bit of the "Bus Length" instruction. For more accurate frequency, using an external resistor or external clock is recommended.

When using the internal resistor, the resistance is controlled to optimize frame frequency for different LCD panels, by setting the  $D_2$ - $D_0$  (RF2-RF0) bits of the "Frequency Control" instruction. For more safety, make sure what is the best frequency in the particular application.

### (10-1) Using Internal Resistor (CKS=0)

In this case, the OSC1 should be fixed at "H" or "L" and the OSC2 is open. The oscillation frequency is varied according to the display mode, as follows.

Table 16 Oscillation Frequency vs. Display Mode

Symbol	MON	PWM	Display Mode
f <sub>OSC1</sub>	0	0	Variable 8-/16-grayscale Mode
f <sub>OSC2</sub>	0	1	Fixed 8-grayscale Mode
f <sub>OSC3</sub>	1	*	B&W Mode

\*· Don't care

### (10-2) Using External Resistor (CKS=1)

Be sure to connect the OSC1 and OSC2 with an external resistor. The frequency of the oscillator should be adjusted to the same value generated by the internal resistor.

### (10-3) Using External Clock (CKS=1)

Input external clock to the OSC1 and leave the OSC2 open. The external clock with 50% duty is recommended. The frequency of the external clock should be the same value generated by the internal resistor.

### (11) LCD POWER SUPPLY

The internal LCD power supply is organized into the voltage converter and the voltage booster. The voltage converter consists of the reference voltage generator, the voltage regulator with EVR and the LCD bias voltage generator. The configuration of the LCD power supply is arranged by setting the  $D_3$  (AMPON) and  $D_1$  (DCON) bits of the "Power Control" instruction. For this configuration, the internal LCD power supply can be partially used in combination with an external supply voltage, as shown in Table 17.

Table 17 Configuration of LCD Power Supply

DCON	AMPON	Voltage Booster	Voltage Converter	External Supply Voltage	NOTE
0	0	Inactive	Inactive	$V_{OUT}, V_{LCD}, V_1, V_2, V_3, V_4$	1, 3, 4
0	1	Inactive	Active	$V_{OUT}$	2, 3, 4
1	1	Active	Active	_	-

NOTE1) No internal LCD power supply is used. The LCD bias voltages are externally supplied, and the  $C_{1+}$ ,  $C_{1-}$ ,  $C_{2+}$ ,  $C_{2-}$ ,  $C_{3+}$ ,  $C_{3-}$ ,  $C_{4+}$ ,  $C_{4-}$ ,  $C_{5+}$ ,  $C_{5-}$ ,  $V_{REF}$ ,  $V_{REG}$  and  $V_{EE}$  are open.

NOTE2) Only the voltage converter is used. The  $V_{OUT}$  is externally supplied, and the  $C_{1+}$ ,  $C_{1-}$ ,  $C_{2+}$ ,  $C_{2-}$ ,  $C_{3+}$ ,  $C_{3-}$ ,  $C_{4+}$ ,  $C_{4-}$ ,  $C_{5+}$ ,  $C_{5-}$  and  $V_{EE}$  are open. The reference voltage is supplied on the  $V_{REF}$ .

NOTE3) The following relation among each LCD bias voltages must be maintained.

$$V_{OUT} \geq V_{LCD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_{SSH}$$

NOTE4) If the internal LCD power supply doesn't have enough capability to drive the particular LCD panel, use the external LCD power supply. Otherwise, it may affect display quality.



### (11-1) Voltage Booster

The internal voltage booster generates up to  $6xV_{EE}$  voltage. The boost level is selected from 2x, 3x, 4x, 5x or 6x by setting the  $D_2$ - $D_0$  (VU2-VU0) bits of the "Boost Level" instruction. The boost voltage  $V_{OUT}$  must not exceed 18.0V, otherwise the voltage stress may cause a permanent damage to the LSI.




Fig 9 Boost Voltage




Fig 10 External Capacitor Connection of Voltage Booster

### (11-2) Voltage Converter

### (11-2-1) Reference Voltage Generator

The reference voltage generator produces the reference voltage ( $V_{BA}$ =0.9x $V_{EE}$ ). When using the internal LCD power supply, connect the  $V_{BA}$  and the  $V_{REF}$ , or supply 0.9x $V_{EE}$  or lower voltage on the  $V_{REF}$ . When using an external LCD power supply, the  $V_{BA}$  should be open.

### (11-2-2) Voltage Regulator

The voltage regulator consists of an operational amplifier with gain control and EVR. The  $V_{REF}$  voltage is multiplied to obtain the  $V_{REG}$  voltage, and its multiple (boost level) is set by the  $D_2$ - $D_0$  (VU2-VU0) bits of the "Boost Level" instruction. The formula is shown below.

$$V_{REG} = V_{REF} \times N$$

(N: Boost Level)

### (11-2-3) Electrical Variable Resistor (EVR)

The EVR is used to fine-tune the  $V_{LCD}$  voltage to optimize display contrast. The EVR value is controlled in 128 steps by setting the  $D_3$ - $D_0$  (DV<sub>6</sub>-DV<sub>0</sub>) bits of the "EVR Control" instruction. The formula is shown below.

$$V_{LCD} = 0.5 \text{ x } V_{REG} + M (V_{REG} - 0.5 \text{ x } V_{REG}) / 127$$
 (M: EVR Value)

### (11-2-4) LCD Bias Voltage Generator

The LCD bias voltage generator consists of buffer amplifiers and bleeder resistors to generate the LCD bias voltages such as the  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$ , and its bias ratio is selected from 1/4, 1/5, 1/6, 1/7, 1/8, 1/9 and 1/10.

As shown in Fig 11, when using only the internal LCD power supply, the capacitors CA2 are connected to the  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$  respectively.

As shown in Fig 12, when using no internal LCD power supply, the LCD bias voltages are externally supplied on the  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$ , and the internal LCD power supply should be turned off by setting "0" at the "DCON" and "AMPON" bits. And the  $C_{1+}$ ,  $C_{1-}$ ,  $C_{2+}$ ,  $C_{3-}$ ,  $C_{3+}$ ,  $C_{3-}$ ,  $C_{4+}$ ,  $C_{5-}$ ,  $C_{5+}$ ,  $C_{5-}$ ,  $V_{EE}$ ,  $V_{REF}$  and  $V_{REG}$  are open.

Fig 13 and 14 show typical peripheral circuits when partially using the LCD power supply without the reference voltage generator.

Fig 15 shows the circuit when partially using the LCD power supply without the voltage booster.



### (11-3) External Components for LCD Power Supply

### **Using Only Internal LCD Power Supply (6x boost)**

### **Using Only External LCD Power Supply**




Fig 11 Fig 12

#### Reference Values

CA1	1.0 to 4.7μF
CA2	1.0 to 2.2μF
CA3	0.1μF


NOTE1) B grade capacitor is recommended for CA1-CA3. Make sure what is the best capacitor value in the particular application.

NOTE2) Parasitic resistance on the power supply lines (V<sub>DD</sub>, V<sub>SS</sub>, V<sub>EE</sub>, V<sub>SSH</sub>, V<sub>OUT</sub>, V<sub>LCD</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub>) reduces step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, be sure to lay out the shortest wires and place capacitors as close to the LSI as possible.



### **Using Internal LCD Power Supply** Without Reference Voltage generator (1) (6x boost)

### **Using Internal LCD Power Supply** Without Reference Voltage generator (2) (6x boost)






Fig 13 Fig 14

### Reference Values

CA1	1.0 to 4.7μF
CA2	1.0 to 2.2μF
CA3	0.1μF

- NOTE1) B grade capacitor is recommended for CA1-CA3. Make sure what is the best capacitor value in the particular application.
- NOTE2) Parasitic resistance on the power supply lines ( $V_{DD}$ ,  $V_{SS}$ ,  $V_{EE}$ ,  $V_{SSH}$ ,  $V_{OUT}$ ,  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$ ) reduces step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, be sure to lay out the shortest wires and place capacitors as close to the LSI as possible.



## Using Internal LCD Power Supply Without Voltage Booster




Fig 15

### Reference Values

CA1	1.0 to 4.7μF
CA2	1.0 to 2.2μF
CA3	0.1μF

- NOTE1) B grade capacitor is recommended for CA1-CA3. Make sure what is the best capacitor value in the particular application.
- NOTE2) Parasitic resistance on the power supply lines (V<sub>DD</sub>, V<sub>SS</sub>, V<sub>EE</sub>, V<sub>SSH</sub>, V<sub>OUT</sub>, V<sub>LCD</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub>) reduces step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, be sure to lay out the shortest wires and place capacitors as close to the LSI as possible.

#### (11-4) Discharge Circuit

The LSI incorporates two discharge circuits which are independently controlled for the  $V_{LCD}$  and  $V_1$ - $V_4$  and for the  $V_{OUT}$ . The  $V_{LCD}$  and  $V_1$ - $V_4$  are discharged by setting "1" at the  $D_0$  (DIS) bit of the "Discharge ON/OFF" instruction or the reset by the RESb. And the  $V_{OUT}$  (100K $\Omega$  internal resistor between  $V_{OUT}$  and  $V_{EE}$ ) is discharged by setting "1" at the  $D_1$  (DIS2) bit of this instruction. Be sure to turned off the internal or external LCD power supply when this instruction is executed, otherwise it may function as a current load and affect an operating current. Refer to "(14-22) Discharge ON/OFF".

#### (11-5) Power ON/OFF

To protect the LSI from overcurrent, the following sequences must be maintained to turn on and off the power supply. In addition to the following discussions, refer to "(19) TYPICAL INSTRUCTION SEQUENCES".

### (11-5-1) Power ON/OFF in Using Internal LCD Power Supply

### **Power ON**

First " $V_{DD}$  and  $V_{EE}$  ON", next "Reset by RESb", then "Internal LCD power supply ON". Be sure to execute the "Display ON" instruction later than the completion of this power ON sequence. Otherwise, unexpected pixels may be turned on instantly.

#### **Power OFF**

First "Reset by RESb or "HALT" instruction", next " $V_{DD}$  and  $V_{EE}$  OFF". If using different power sources for the  $V_{DD}$  and the  $V_{EE}$  individually, the  $V_{EE}$  must be turned off after the reset or the "HALT". After that, the  $V_{DD}$  can be turned off, waiting until the LCD bias voltages ( $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$ ) drop below the threshold level of LCD pixels.

### (11-5-2) Power ON/OFF in Using External LCD Power Supply

### **Power ON**

First " $V_{DD}$  and  $V_{EE}$  ON", next "Reset by RESb", then "External LCD power supply ON". When using only external  $V_{OUT}$ , first " $V_{DD}$  ON", next "Reset by RESb", then "External  $V_{OUT}$  ON", as well.

### **Power OFF**

First "Reset by RESb or "HALT" instruction" to isolate external LCD bias voltages, next " $V_{DD}$  OFF". For more safety, placing a resistor in series on the  $V_{LCD}$  line (or the  $V_{OUT}$  line in using only the external  $V_{OUT}$ ) is recommended. That resistance is usually between  $50\Omega$  and  $100\Omega$ .



### (12) RESET FUNCTION

The reset function initializes the LSI to the following default status by setting the RESb to "L". Connecting the RESb with MPU's reset is recommended so that the LSI and MPU is initialized at a time.

### **Default Status**

1 0 1 0 1 000 116	XX 1.0' 1
Display Data in DDRAM	:Undefined
2. Column Address	H(00):
3. Row Address	:(00)H
4. Initial Display Line	:(0)H (1st line)
5. Display ON/OFF	:OFF
6. Reverse Display ON/OFF	:OFF (Normal)
7. Duty Cycle Ratio	:1/81 Duty (DSE=0)
8. N-line Inversion ON/OFF	:OFF
9. COM Scan Direction	$:COM_0 \rightarrow COM_{79}$
10. Increment Control	:Auto-increment OFF (AIM, AXI, AYI)=(0, 0, 0)
11. REF	:REF=0 (Normal)
12. Swap	:OFF (Normal)
13. EVR Value	:(0,0,0,0,0,0,0)
<ol><li>14. Internal LCD Power Supply</li></ol>	:OFF
15. Display Mode	:Grayscale Mode
16. LCD Bias Ratio	:1/9 Bias
17. Palette 0	:(0,0,0,0,0)
18. Palette 1	:(0, 0, 0, 1, 1)
19. Palette 2	:(0, 0, 1, 0, 1)
20. Palette 3	:(0, 0, 1, 1, 1)
21. Palette 4	:(0, 1, 0, 0, 1)
22. Palette 5	:(0, 1, 0, 1, 1)
23. Palette 6	:(0, 1, 1, 0, 1)
24. Palette 7	:(0, 1, 1, 1, 1)
25. Palette 8	:(1,0,0,0,1)
26. Palette 9	:(1,0,0,1,1)
27. Palette 10	:(1,0,1,0,1)
28. Palette 11	:(1, 0, 1, 1, 1)
29. Palette 12	:(1, 1, 0, 0, 1)
30. Palette 13	:(1, 1, 0, 1, 1)
31. Palette 14	:(1, 1, 1, 0, 1)
32. Palette 15	:(1, 1, 1, 1, 1)
33. Display Mode Control	:Variable 16-grayscale Mode (4,096 Colors)
34. Bus Length	:8-bit Bus Length
35. Discharge ON/OFF	:OFF (DIS,DIS2)=(0,0)
_	

- 52 -




### (13) INSTRUCTION TABLES

### (13-1) Instruction Table and Register Address

The LSI incorporates 6 instruction tables as shown in Fig 16, and each instruction table has a specific address in between "0" and "5". And each instruction register has a specific address in between (0H) and (FH), and instruction is read out from the register by the "Register Address" and "Register Read" instructions.

Fig 17 shows part of the instruction sequence, where the instruction table should be specified prior to other instructions. However, when some instructions of the same table are sequentially executed, the table selection may be omitted. In addition, the "Display Data Write", "Display Data Read" and "Register Read" instructions can be performed in any table.



NOTE) Address (FH) is assigned to "Instruction Table Select" in any table.

Fig 16 Instruction Table Overview




Fig 17 Outline of Instruction Sequence



### (13-2) Instruction Table 0 (RE2, RE1, RE0)=(0, 0, 0)

	Instructions/		Со	de (80	Series	MPU I	/F)					С	ode	Funations			
	Register Address [NH]	CSb	RS	RDb	WRb	RE2	RE1	RE0	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	Functions
1	Display Data Write	0	0	1	0	0/1	0/1	0/1				Write	e Data				Writing Display Data
2	Display Data Read	0	0	0	1	0/1	0/1	0/1				Rea	d Data				Reading Display Data
3	Column Address (Lower) [0H]	0	1	1	0	0	0	0	0	0	0	0	AX3	AX2	AX1	AX0	Setting Column Address for start point
3	Column Address (Upper) [1H]	0	1	1	0	0	0	0	0	0	0	1	AX7	AX6	AX5	AX4	Setting Column Address for start point
4	Row Address (Lower) [2H]	0	1	1	0	0	0	0	0	0	1	0	AY3	AY2	AY1	AY0	Setting Row Address for start point
4	Row Address (Upper) [3H]	0	1	1	0	0	0	0	0	0	1	1	*	AY6	AY5	AY4	Setting Row Address for start point
5	Initial Display Line (Lower) [4H]	0	1	1	0	0	0	0	0	1	0	0	LA3	LA2	LA1	LA0	Setting Row Address for Initial COM
5	Initial Display Line (Upper) [5H]	0	1	1	0	0	0	0	0	1	0	1	*	LA6	LA5	LA4	Setting Row Address for Initial COM
6	N-line Inversion (Lower) [6H]	0	1	1	0	0	0	0	0	1	1	0	N3	N2	N1	N0	Setting the Number of N-line Inversion
0	N-line Inversion (Upper) [7H]	0	1	1	0	0	0	0	0	1	1	1	*	N6	N5	N4	Setting the Number of N-line Inversion
7	Display Control (1) [8H]	0	1	1	0	0	0	0	1	0	0	0	SHIFT	MON	ALL ON	ON/ OFF	SHIFT: Common Scan Direction MON: Grayscale/B/W Mode ALLON: All Pixels ON/OFF ON/OFF: Display ON/OFF
8	Display Control (2) [9H]	0	1	1	0	0	0	0	1	0	0	1	REV	NLIN	SWAP	REF	REV : Reverse Display ON/OFF NLIN : N-line Inversion ON/OFF SWAP : SWAP ON/OFF REF : Segment Direction
9	Increment Control [AH]	0	1	1	0	0	0	0	1	0	1	0	WIN	AIM	AYI	AXI	WIN : Window Area ON/OFF AIM : Read-Modify-Write ON/OFF AYI : Row Increment AXI : Column Increment
10	Power Control [BH]	0	1	1	0	0	0	0	1	0	1	1	AMP ON	HALT	DC ON	ACL	AMPON: Voltage Converter ON/OFF HALT: Power Save ON/OFF DCON: Voltage Booster ON/OFF ACL: Reset
11	Duty Cycle Ratio [CH]	0	1	1	0	0	0	0	1	1	0	0	DS3	DS2	DS1	DS0	Setting LCD Duty Cycle Ratio
12	Boost Level /ID Code Read [DH]	0	1	1	0	0	0	0	1	1	0	1	IDR	VU2	VU1	VU0	IDR : ID Code (Serial I/F) VU2-0 : Setting Boost Level
13	LCD Bias Ratio [EH]	0	1	1	0	0	0	0	1	1	1	0	*	B2	B1	В0	Setting LCD Bias Ratio
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table

NOTE1) \* : Don't care. NOTE2) [NH] (N=0-F) : Register Address

NOTE3) Any nonexistent instruction code is prohibited.

NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.

NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.



### (13-3) Instruction Table 1 (RE2, RE1, RE0)=(0, 0, 1)

	Instructions/		C	ode (80	series	MPU I/	F)					Сс	ode				Functions
	Register Address [NH]	CSb	RS	RDb	WRb	RE2	RE1	RE0	D <sub>7</sub>	$D_6$	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>	Functions
	Palette A0/A8 (Lower) [0H]	0	1	1	0	0	0	1	0	0	0	0	PA03/ PA83	PA02/ PA82	PA01/ PA81	PA00/ PA80	Setting Palette Data : A0(PS=0) /A8(PS=1)
	Palette A0/A8 (Upper) [1H]	0	1	1	0	0	0	1	0	0	0	1	*	*	*	PA04/ PA84	Setting Palette Data : A0(PS=0) /A8(PS=1)
	Palette A1/A9 (Lower) [2H]	0	1	1	0	0	0	1	0	0	1	0	PA13/ PA93	PA12/ PA92	PA11/ PA91	PA10/ PA90	Setting Palette Data : A1(PS=0) /A9(PS=1)
	Palette A1/A9 (Upper) [3H]	0	1	1	0	0	0	1	0	0	1	1	*	*	*	PA14/ PA94	Setting Palette Data : A1(PS=0) /A9(PS=1)
	Palette A2/A10 (Lower) [4H]	0	1	1	0	0	0	1	0	1	0	0	PA23/ PA103	PA22/ PA102	PA21/ PA101	PA20/ PA100	Setting Palette Data : A2(PS=0) /A10(PS=1)
	Palette A2/A10 (Upper) [5H]	0	1	1	0	0	0	1	0	1	0	1	*	*	*	PA24/ PA104	Setting Palette Data : A2(PS=0) /A10(PS=1)
15	Palette A3/A11 (Lower) [6H]	0	1	1	0	0	0	1	0	1	1	0	PA33/ PA113	PA32/P A112	PA31/ PA111	PA30/ PA110	Setting Palette Data : A3(PS=0) /A11(PS=1)
10	Palette A3/A11 (Upper) [7H]	0	1	1	0	0	0	1	0	1	1	1	*	*	*	PA34/ PA114	Setting Palette Data : A3(PS=0) /A11(PS=1)
	Palette A4/A12 (Lower) [8H]	0	1	1	0	0	0	1	1	0	0	0	PA43/ PA123	PA42/P A122	PA41/ PA121	PA40/ PA120	Setting Palette Data : A4(PS=0) /A12(PS=1)
	Palette A4/A12 (Upper) [9H]	0	1	1	0	0	0	1	1	0	0	1	*	*	*	PA44/ PA124	Setting Palette Data : A4(PS=0) /A12(PS=1)
	Palette A5/A13 (Lower) [AH]	0	1	1	0	0	0	1	1	0	1	0	PA53/ PA133	PA52/P A132	PA51/ PA131	PA50/ PA130	Setting Palette Data : A5(PS=0) /A13(PS=1)
	Palette A5/A13 (Upper) [BH]	0	1	1	0	0	0	1	1	0	1	1	*	*	*	PA54/ PA134	Setting Palette Data : A5(PS=0) /A13(PS=1)
	Palette A6/A14 (Lower) [CH]	0	1	1	0	0	0	1	1	1	0	0	PA63/ PA143	PA62/P A142	PA61/ PA141	PA60/ PA140	Setting Palette Data : A6(PS=0) /A14(PS=1)
	Palette A6/A14 (Upper) [DH]	0	1	1	0	0	0	1	1	1	0	1	*	*	*	PA64/ PA144	Setting Palette Data : A6(PS=0) /A14(PS=1)
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table

NOTE1) \* : Don't care.

NOTE2) [NH] (N=0-F): Register Address

NOTE3) Any nonexistent instruction code is prohibited.

NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.

NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.



### (13-4) Instruction Table 2 (RE2, RE1, RE0)=(0, 1, 0)

	Instructions/	F)					Co	ode				Functions					
	Register Address [NH]	CSb	RS	RDb	WRb	RE2	RE1	RE0	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Functions
	Palette A7/A15 (Lower) [0H]	0	1	1	0	0	1	0	0	0	0	0	PA73/ PA153	PA72/P A152	PA71/ PA151	PA70/ PA150	Setting Palette Data : A7(PS=0) /A15(PS=1)
	Palette A7/A15 (Upper) [1H]	0	1	1	0	0	1	0	0	0	0	1	*	*	*	PA74/ PA154	Setting Palette Data : A7(PS=0) /A15(PS=1)
	Palette B0/B8 (Lower) [2H]	0	1	1	0	0	1	0	0	0	1	0	PB03/ PB83	PB02/ PB82	PB01/ PB81	PB00/ PB80	Setting Palette Data : B0(PS=0) /B8(PS=1)
	Palette B0/B8 (Upper) [3H]	0	1	1	0	0	1	0	0	0	1	1	*	*	*	PB04/ PG84	Setting Palette Data : B0(PS=0) /B8(PS=1)
	Palette B1/B9 (Lower) [4H]	0	1	1	0	0	1	0	0	1	0	0	PB13/ PB93	PB12/ PB92	PB11/ PB91	PB10/ PB90	Setting Palette Data : B1(PS=0) /B9(PS=1)
	Palette B1/B9 (Upper) [5H]	0	1	1	0	0	1	0	0	1	0	1	*	*	*	PB14/ PB94	Setting Palette Data : B1(PS=0) /B9(PS=1)
15	Palette B2/B10 (Lower) [6H]	0	1	1	0	0	1	0	0	1	1	0	PB23/ PB103	PB22/ PB102	PB21/ PB101	PB20/ PB100	Setting Palette Data : B2(PS=0) /B10(PS=1)
13	Palette B2/B10 (Upper) [7H]	0	1	1	0	0	1	0	0	1	1	1	*	*	*	PB24/ PB104	Setting Palette Data : B2(PS=0) /B10(PS=1)
	Palette B3/B11 (Lower) [8H]	0	1	1	0	0	1	0	1	0	0	0	PB33/ PB113	PB32/ PB112	PB31/ PB111	PB30/ PB110	Setting Palette Data : B3(PS=0) /B11(PS=1)
	Palette B3/B11 (Upper) [9H]	0	1	1	0	0	1	0	1	0	0	1	*	*	*	PB34/ PB114	Setting Palette Data : B3(PS=0) /B11(PS=1)
	Palette B4/B12 (Lower) [AH]	0	1	1	0	0	1	0	1	0	1	0	PB43/ PB123	PB42/ PB122	PB41/ PB121	PB40/ PB120	Setting Palette Data : B4(PS=0) /B12(PS=1)
	Palette B4/B12 (Upper) [BH]	0	1	1	0	0	1	0	1	0	1	1	*	*	*	PB44/ PB124	Setting Palette Data : B4(PS=0) /B12(PS=1)
	Palette B5/B13 (Lower) [CH]	0	1	1	0	0	1	0	1	1	0	0	PB53/ PB133	PB52/ PB132	PB51/ PB131	PB50/ PB130	Setting Palette Data : B5(PS=0) /B13(PS=1)
	Palette B5/B13 (Upper) [DH]	0	1	1	0	0	1	0	1	1	0	1	*	*	*	PB54/ PB134	Setting Palette Data : B5(PS=0) /B13(PS=1)
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Tablet

NOTE1) \* : Don't care.

NOTE2) [NH] (N=0-F): Register Address

NOTE3) Any nonexistent instruction code is prohibited.

NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.

NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.

### (13-5) Instruction Table 3 (RE2, RE1, RE0)=(0, 1, 1)

	Instructions/		Co	ode (80	series	MPU I/	F)					Co	ode				Functions
	Register Address [NH]	CSb	RS	RDb	WRb	RE2	RE1	RE0	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Functions
	Palette B6/B14 (Lower) [0H]	0	1	1	0	0	1	1	0	0	0	0	PB63/ PB143	PB62/ PB142	PB61/ PB141	PB60/ PB140	Setting Palette Data : B6(PS=0) /B14(PS=1)
	Palette B6/B14 (Upper) [1H]	0	1	1	0	0	1	1	0	0	0	1	*	*	*	PB64/ PB144	Setting Palette Data : B6(PS=0) /B14(PS=1)
	Palette B7/B15 (Lower) [2H]	0	1	1	0	0	1	1	0	0	1	0	PB73/ PB153	PB72/ PB152	PB71/ PB151	PB70/ PB150	Setting Palette Data : B7(PS=0) /B15(PS=1)
	Palette B7/B15 (Upper) [3H]	0	1	1	0	0	1	1	0	0	1	1	*	*	*	PB74/ PB154	Setting Palette Data : B7(PS=0) /B15(PS=1)
	Palette C0/C8 (Lower) [4H]	0	1	1	0	0	1	1	0	1	0	0	PC03/ PC83	PC02/ PC82	PC01/ PC81	PC00/ PC80	Setting Palette Data : C0(PS=0) /C8(PS=1)
	Palette C0/C8 (Upper) [5H]	0	1	1	0	0	1	1	0	1	0	1	*	*	*	PC04/ PC84	Setting Palette Data : C0(PS=0) /C8(PS=1)
15	Palette C1/C9 (Lower) [6H]	0	1	1	0	0	1	1	0	1	1	0	PC13/ PC93	PC12/ PC92	PC11/ PC91	PC10/ PC90	Setting Palette Data : C1(PS=0) /C9(PS=1)
10	Palette C1/C9 (Upper) [7H]	0	1	1	0	0	1	1	0	1	1	1	*	*	*	PC14/ PC94	Setting Palette Data : C1(PS=0) /C9(PS=1)
	Palette C2/C10 (Lower) [8H]	0	1	1	0	0	1	1	1	0	0	0	PC23/ PC103	PC22/ PC102	PC21/ PC101	PC20/ PC100	Setting Palette Data : C2(PS=0) /C10(PS=1)
	Palette C2/C10 (Upper) [9H]	0	1	1	0	0	1	1	1	0	0	1	*	*	*	PC24/ PC104	Setting Palette Data : C2(PS=0) /C10(PS=1)
	Palette C3/C11 (Lower) [AH]	0	1	1	0	0	1	1	1	0	1	0	PC33P C113	PC32/ PC112	PC31/ PC111	PC30/ PC110	Setting Palette Data : C3(PS=0) /C11(PS=1)
	Palette C3/C11 (Upper) [BH]	0	1	1	0	0	1	1	1	0	1	1	*	*	*	PC34/ PC114	Setting Palette Data : C3(PS=0) /C11(PS=1)
	Palette C4/C12 (Lower) [CH]	0	1	1	0	0	1	1	1	1	0	0	PC43/ PC123	PC42/ PC122	PC41/ PC121	PC40/ PC120	Setting Palette Data : C4(PS=0) /C12(PS=1)
	Palette C4/C12 (Upper) [DH]	0	1	1	0	0	1	1	1	1	0	1	*	*	*	PC44/ PC124	Setting Palette Data : C4(PS=0) /C12(PS=1)
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table

NOTE1) \* : Don't care.

NOTE2) [NH] (N=0-F): Register Address

NOTE3) Any nonexistent instruction code is prohibited.

NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.

NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.



### (13-6) Instruction Table 4 (RE2, RE1, RE0)=(1, 0, 0)

	Instructions/		Co	de (80	series	MPU I	/F)					Co		Functions			
	Register Address [NH]	CSb	RS	RDb	WRb	RE2	RE1	RE0	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	Functions
	Palette C5/C13 (Lower) [0H]	0	1	1	0	1	0	0	0	0	0	0	PC53/ PC133	PC52/ PC132	PC51/ PC131	PC50/ PC130	Setting Palette Data : C5(PS=0) /C13(PS=1)
	Palette C5/C13 (Upper) [1H]	0	1	1	0	1	0	0	0	0	0	1	*	*	*	PC54/ PC134	Setting Palette Data : C5(PS=0) /C13(PS=1)
15	Palette C6/C14 (Lower) [2H]	0	1	1	0	1	0	0	0	0	1	0	PC63/P C143			PC60/ PC140	Setting Palette Data : C6(PS=0) /C14(PS=1)
10	Palette C6/C14 (Upper) [3H]	0	1	1	0	1	0	0	0	0	1	1	*	*	*	PC64/ PC144	Setting Palette Data : C6(PS=0) /C14(PS=1)
	Palette C7/C15 (Lower) [4H]	0	1	1	0	1	0	0	0	1	0	0	PC73/ PC153	PC72/ PC152	PC71/ PC151	PC70/ PC150	Setting Palette Data : C7(PS=0) /C15(PS=1)
	Palette C7/C15 (Upper) [5H]	0	1	1	0	1	0	0	0	1	0	1	*	*	*	PC74/ PC154	Setting Palette Data : C7(PS=0) /C15(PS=1)
16	Initial COM [6H]	0	1	1	0	1	0	0	0	1	1	0	SC3	SC2	SC1	SC0	Setting start COM for scanning
17	Duty-1 /Display Clock ON/OFF [7H]	0	1	1	0	1	0	0	0	1	1	1	*	*	DSE	SON	SON : Display Clock ON/OFF DSE : Duty-1 ON/OFF
18	Display Mode Control [8H]	0	1	1	0	1	0	0	1	0	0	0	PWM	C256	*	*	PWM : Variable/Fixed Grayscale Mode C256 : 256-color Mode ON/OFF
19	Bus Length [9H]	0	1	1	0	1	0	0	1	0	0	1	HSW	ABS	CKS	WLS	HSW: High Speed Writing ABS: Bit Assignment CKS: Oscillator Set WLS: 8-/16-bit Bus Length
20	EVR Control (Lower) [AH]	0	1	1	0	1	0	0	1	0	1	0	DV3	DV2	DV1	DV0	Setting EVR Value (Lower Bit)
20	EVR Control (Upper) [BH]	0	1	1	0	1	0	0	1	0	1	1	*	DV6	DV5	DV4	Setting EVR Value (Upper Bit)
21	Frequency Control [DH]	0	1	1	0	1	0	0	1	1	0	1	*	RF2	RF1	RF0	Adjusting Oscillation Frequency
22	Discharge ON/OFF [EH]	0	1	1	0	1	0	0	1	1	1	0	*	*	DIS2	DIS	Discharge ON/OFF
23	Register Address [CH]	0	1	1	0	1	0	0	1	1	0	0	Register Address		3	Setting Register Address	
24	Register Read /ID Code Read	0	1	0	1	0/1	0/1	0/1	ID3	ID2	ID1	ID0	Read Data				ID Code (Parallel I/F) Reading Instruction
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table Select

NOTE1) \* : Don't care. NOTE2) [NH] (N=0-F) : Register Address

NOTE3) Any nonexistent instruction code is prohibited.

NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.

NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.

### (13-7) Instruction Table 5 (RE2, RE1, RE0)=(1, 0, 1)

	Instructions/		Co	de (80	series	MPU I	/F)					Сс	de				Functions
	Register Address [NH]	CSb	RS	RDb	WRb	RE2	RE1	RE0	D <sub>7</sub>	$D_6$	D <sub>5</sub>	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	T unctions
25	Window End Column Address (Lower) [0H]	0	1	1	0	1	0	1	0	0	0	0	EX3	EX2	EX1	EX0	Setting Column Address for end point
25	Window End Column Address (Upper) [1H]	0	1	1	0	1	0	1	0	0	0	1	EX7	EX6	EX5	EX4	Setting Column Address for end point
26	Window End Row Address (Lower) [2H]	0	1	1	0	1	0	1	0	0	1	0	EY3	EY2	EY1	EY0	Setting Row Address for end point
20	Window End Row Address (Upper) [3H]	0	1	1	0	1	0	1	0	0	1	1	*	EY6	EY5	EY4	Setting Row Address for end point
27	Initial Line-reverse Address (Lower) [4H]	0	1	1	0	1	0	1	0	1	0	0	LS3	LS2	LS1	LS0	Setting Start Line for Line-reverse Display
21	Initial Line-reverse Address (Upper) [5H]	0	1	1	0	1	0	1	0	1	0	1	*	LS6	LS5	LS4	Setting Start Line for Line-reverse Display
28	Last Line-reverse Address (Lower) [6H]	0	1	1	0	1	0	1	0	1	1	0	LE3	LE2	LE1	LE0	Setting End Line for Line-reverse Display
20	Last Line-reverse Address (Upper) [7H]	0	1	1	0	1	0	1	0	1	1	1	*	LE6	LE5	LE4	Setting End Line for Line-reverse Display
29	Line Reverse ON/OFF [8H]	0	1	1	0	1	0	1	1	0	0	0	*	*	ВТ	LREV	BT : Blink Set LREV : Line-reverse ON/OFF
30	Upper/Lower Palette Select [9H]	0	1	1	0	1	0	1	1	0	0	1	*	*	*	PS	PS : Upper/Lower Palette Register
31	PWM Control [AH]	0	1	1	0	1	0	1	1	0	1	0	PWM S	PWM A	PWM B	PWM C	Setting PWM Mode
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table

NOTE1) \* : Don't care. NOTE2) [NH] (N=0-F) : Register Address

NOTE3) Any nonexistent instruction code is prohibited.

NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.

NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.



### (14) INSTRUCTION DESCRIPTIONS

This chapter provides detailed descriptions about each instruction. These descriptions are written with the assumption that 80-series MPU is used. When using 68-series MPU, the polarities of the E and R/W signals differ from those of the RDb and WRb signals.

### (14-1) Display Data Write

The "Display Data Write" instruction writes display data on a specified DDRAM address.

	CSb	RS	RDb	WRb	RE2	RE1	RE0
Γ	0	0	1	0	0/1	0/1	0/1

$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$			
	Display Data									

### (14-2) Display Data Read

The "Display Data Read" instruction reads out display data from a specified DDRAM address. One dummy read is necessary right after DDRAM address setting.

CSb	R	S	RDb	WRb	RE2	RE1	RE0
0	(	)	0	1	0/1	0/1	0/1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	$D_1$	$D_0$		
Display Data									

### (14-3) Column Address

The "Column Address" instruction specifies the column address of the start point. The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
0	0	0	0	AX3	AX2	AX1	AX0		
(Default: AX3-AX0=0H / Register Address: 0H)									

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0	1	AX7	AX6	AX5	AX4

(Default: AX7-AX4=0H / Register Address: 1H)

### (14-4) Row Address

The "Row Address" instruction specifies the row address of the start point. Available setting range is from (00H) to (4FH), and outside this range is not allowed. The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
0	0	1	0	AY3	AY2	AY1	AY0			
(Default: AY3-AY0=0H / Register Address: 2H)										

CSt	) F	เร	RDb	WRb	RE2	RE1	RE0
0		1	1	0	0	0	0

		_	_	_	_	_	_
$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	1	1	*	AY6	AY5	AY4

(Default: AY6-AY4=0H / Register Address: 3H)

### (14-5) Initial Display Line

This instruction sets the row address, which corresponds to an initial COM and is normally positioned on top of a screen in full display. For more information, refer to "(14-16) Initial COM". The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$			
0	1	0	0	LA3	LA2	LA1	LA0			
	(Default: LA3-LA0=0H / Register Address: 4H)									

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	1	0	1	*	LA6	LA5	LA4

(Default: LA6-LA4=0H / Register Address: 5H)



Table 18 Initial Display Line Address

LA6	LA5	LA4	LA3	LA2	LA1	LA0	Row Address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
			•				
			•				•
1	0	0	1	1	1	1	79

### (14-6) N-line Inversion

The number of N line is selected in between "2" and "80". When the N-line inversion is enabled by setting "1" at the  $D_2$  (NLIN) bit of the "Display Control (2)" instruction, the FR toggles once every N lines. When the N-line inversion is disabled by setting "0" at this bit, the FR toggles by the frame.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$
0	1	1	0	N3	N2	N1	N0

(Default: N3-N0=0H / Register Address: 6H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D₄	$D_3$	$D_2$	D₁	Dο
	٥		יַר	ر			<b>D</b> 0
0	1	1	1	*	N6	N5	N4


(Default: N6-N4=0H / Register Address: 7H)

Table 19 N-line Inversion

N6	N5	N4	N3	N2	N1	N0	N Line
0	0	0	0	0	0	0	Inhibited
0	0	0	0	0	0	1	2
			:				:
			:				:
			:				:
1	0	0	1	1	1	1	80

NOTE1) N Line=(N Value)+1

### **N-line inversion OFF**



### N-line inversion ON




Fig 18 N-line Inversion Timing (1/81 Duty)



### (14-7) Display Control (1)

The "Display Control (1)" instruction controls display conditions.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

ı	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	1	0	0	0	SHIFT	MON	ALL ON	ON /OFF

(Default: [SHIFT,MON,ALLON,ON/OFF]=0H / Register Address: 8H)

### D<sub>0</sub> (ON/OFF)

ON/OFF=0 : Display OFF (All COM/SEG fixed at V<sub>SSH</sub> level)

ON/OFF=1 : Display ON

### D<sub>1</sub> (ALLON)

This bit forcibly turns on all pixels regardless of display data. This bit has a priority over the "REV" bit of the "Display Control (2)" instruction.

ALLON=0 : Normal

ALLON=1 : All pixels ON

### D<sub>2</sub> (MON)

MON=0 : Grayscale Mode (Variable 16-grayscale, Variable 8-grayscale or Fixed 8-grayscale Mode)

MON=1 : B&W Mode

### D<sub>3</sub> (SHIFT)

 $\begin{array}{ll} SHIFT=0 & :COM_0 \rightarrow COM_{79} \\ SHIFT=1 & :COM_0 \leftarrow COM_{79} \end{array}$ 



### (14-8) Display Control (2)

The "Display Control (2)" instruction controls display conditions.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	$D_1$	$D_0$
1	0	0	1	REV	NLIN	SWAP	REF

(Default: [REV,NLIN,SWAP,REF]=0H / Register Address: 9H)

### D<sub>0</sub> (REF)

This bit controls the DDRAM access direction which reverses the segment direction for reducing the restrictions on the IC position of an LCD module. For more information, refer to "(17) SWAP FUNCTION".

### D<sub>1</sub> (SWAP)

This bit swaps palettes Aj and palettes Cj (j=0-15). This function reduces the restrictions on the IC position of an LCD module. Refer to "(16) SWAP FUNCTION".

SWAP=0 : SWAP OFF SWAP=1 : SWAP ON

### D<sub>2</sub> (NLIN)

This bit enables the N-line inversion.

NLIN=0 : N-line Inversion OFF (FR toggles by the frame.) NLIN=1 : N-line Inversion ON (FR toggles once every N lines.)

### D<sub>3</sub> (REV)

This bit enables the reverse display function that reverses the polarities of all display data without changing the DDRAM.

REV=0 : Reverse Display OFF (Normal)

REV=1 : Reverse Display ON

Table 20 Reverse Display ON/OFF

REV	Display	DDRAM Data → Display Data		
0	Normal	0	0	
U	Nomiai	1	1	
1	Reverse	0	1	
l l	Reverse	1	0	



#### (14-9) Increment Control

The "AIM", "AYI" and "AXI" bits set an auto-increment operation to the column address and row address individually. Once this mode is set up, the column address, row address or both are automatically counted up, whenever the DDRAM is accessed. The "WIN" bits enables/disables the window area access.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	0	1	0	WIN	AIM	AYI	AXI

(Default: [WIN,AIM,AYI,AXI]=0H / Register Address: AH)

### D<sub>2</sub> (AIM)

Table 21 Read-modify-write ON/OFF

AIM	Increment Mode	NOTE
0	Read-modify-write OFF	1
1	Read-modify-write ON	2

NOTE1) Increment in writing and reading display data

NOTE2) Increment in writing display data only


### D<sub>1</sub>, D<sub>0</sub> (AYI, AXI)

Table 22 Column/Row Increment


AYI	AXI	Column/Row Increment	NOTE
0	0	Non Increment	1
0	1	Column Address Increment	2
1	0	Row Address Increment	3
1	1	Column & Row Addresses Increment	4

NOTE1) Non increment. The "AIM" bit is disabled.


NOTE2) Column address increment. The "AIM" bit is enabled.



NOTE3) Row address increment. The "AIM" bit is enabled.



NOTE4) Column & row addresses increment. The "AIM" bit is enabled.




### D<sub>3</sub> (WIN)

The window access should be enabled (WIN=1) in combination with the auto-increment operation (AXI=1, AYI=1). The typical sequence of the window area setting is discussed in "(4-2) Window Area for DDRAM Access".

WIN=0 : Window Area Access OFF (Normal DDRAM Access)

WIN=1 : Window Area Access ON





### (14-10) Power Control

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	$D_1$	$D_0$
1	0	1	1	AMPON	HALT	DCON	ACL

(Default: [AMPON,HALT,DCON,ACL]=0H / Register Address: BH)

### D<sub>0</sub> (ACL)

This bit initializes the internal LCD power supply.

ACL=0 : Initialization OFF (Normal)

ACL=1 : Initialization ON

NOTE) During the initialization, "1" is read out as the status of the "ACL" bit by the "Register Read" instruction. After the initialization, it is "0". As the CLK triggers the initialization, the "wait time" at least equivalent to 2 cycles of the CLK is required for the next instruction.

### D<sub>1</sub> (DCON)

The "DCON" bit activates the voltage booster.

DCON=0 : Voltage Booster OFF DCON=1 : Voltage Booster ON

### D<sub>2</sub> (HALT)

The "HALT" bit enables the power save mode. During the power save, operating current is down to the stand-by level. The internal state of the LSI in the power save mode is listed below.

HALT=0 : Power Save OFF (Normal)

HALT=1 : Power Save ON

### Internal State in Power Save Mode (HALT="1")

- Internal oscillator and internal LCD power supply are halted.
- All segment and common drivers are fixed at V<sub>SSH</sub> level.
- External clock to the OSC1 cannot be accepted.
- Display data in the DDRAM is being maintained.
- Data in the instruction registers are being maintained.
- V<sub>LCD</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub> are in high impedance.

NOTE) In the power save ON sequence, execute the "Display OFF" prior to the "Power Save ON". In the power save OFF sequence, execute the "Power save OFF" prior to the "Display ON". If the "Power Save ON/OFF" instruction is executed during the "Display ON", unexpected pixels may be turned on instantly.

### D<sub>3</sub> (AMPON)

The "AMPON" bit activates the voltage converter which includes the reference voltage generator, the voltage regulator and the LCD bias generator.

AMPON=0 : Voltage Converter OFF AMPON=1 : Voltage Converter ON



### (14-11) Duty Cycle Ratio

The "Duty Cycle Ratio" instruction selects LCD duty cycle ratio, and is used to carry out the partial display in combination with other instructions such as the "Boost Level", the "LCD Bias Ratio" and the "EVR Control".

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$
1	1	0	0	DS3	DS2	DS1	DS0

(Default: DS3-DS0=0H / Register Address: CH)

Table 23 Duty Cycle Ratio

	b Duty Cycle Rane								
DS3	DS2	DS1	DS0	Duty Cy	cle Ratio	# of Commons			
DSS	D32	ופט	טפע	DSE=0	DES=1	# 01 COMMINGES			
0	0	0	0	1/81	80 commons				
0	0	0	1	1/77	1/76	76 commons			
0	0	1	0	1/69	1/68	68 commons			
0	0	1	1	1/57	1/56	56 commons			
0	1	0	0	1/47	1/46	46 commons			
0	1	0	1	1/39	1/38	38 commons			
0	1	1	0	1/33	32 commons				
0	1	1	1	1/27	1/26	26 commons			
1	0	0	0	1/17	1/16	16 commons			
1	0	0	1	1/13	1/12	12 commons			
1	0	1	0		Inhibited				
1	0	1	1		Inhibited				
1	1	0	0		Inhibited				
1	1	0	1	Inhibited					
1	1	1	0	Inhibited					
1	1	1	1	Inhibited					

NOTE) Duty cycle ratio is subtracted by 1 (Duty-1) from the original duty cycle ratio by setting "1" at the D<sub>1</sub> (DSE) bit of the "Duty-1 ON/OFF" instruction. Refer to "(14-17) Duty-1 /Display Clock ON/OFF".

### (14-12) Boost Level /ID Code Read

The "Boost Level" selects the multiple of the voltage booster, the "ID Code Read" enables reading out the ID code.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	1	0	1	IDR	VU2	VU1	VU0

(Default: IDR, VU2-VU0=0H / Register Address: DH)

### D<sub>2</sub>, D<sub>1</sub>, D<sub>0</sub> (VU2, VU1, VU0)

Table 24 Boost Level

VU2	VU1	VU0	Boost Level						
0	0	0	1 time (No boost)						
0	0	1	2 times						
0	1	0	3 times						
0	1	1	4 times						
1	0	0	5 times						
1	0	1	6 times						
1	1	0	Inhibited						
1	1	1	Inhibited						

### D<sub>3</sub> (IDR)

This bit is used only in the serial interface mode, and the ID code is read out by setting "1" at this bit. Refer to "(15) CHIP IDENTIFICATION (ID) CODE" for more information.



### (14-13) LCD Bias Ratio

The "LCD bias ratio" selects LCD bias ratio.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

$D_7$	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	$D_1$	$D_0$
1	1	1	0	*	B2	B1	B0

(Default: B2-B0=0H / Register Address: EH)

Table 25 LCD Bias Ratio

B2	B1	B0	LCD Bias Ratio
0	0	0	1/9
0	0	1	1/8
0	1	0	1/7
0	1	1	1/6
1	0	0	1/5
1	0	1	1/4
1	1	0	1/10
1	1	1	Inhibited

### (14-14) Instruction Table Select

This instruction specifies an instruction table, and should be executed prior to other instructions.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0/1	0/1	0/1

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>
1	1	1	1	TST0	RE2	RE1	RE0

(Default: TST0, RE2-RE0=0H / Register Address: FH)

**Table 26 Instruction Table Select** 

RE2	RE1	RE0	Instructions					
0	0	0	Instruction Table (0)					
0	0	1	Instruction Table (1)					
0	1	0	Instruction Table (2)					
0	1	1	Instruction Table (3)					
1	0	0	Instruction Table (4)					
1	0	1	Instruction Table (5)					

NOTE) "TST0" bit must be "0". This is used for maker tests only.

 $D_0$ 

PA00/ PA80



### (14-15) Palette A / B / C

	i dictio	יון טה	<i>,</i> –0 <i>,,</i> , ,	aictic A	<u>-0 11 0</u>	<u>'/</u>		_					
	CSb	RS	RDb	WRb	RE2	RE1	RE0		D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D
	0	1	1	0	0	0	1		0	0	0	0	PA PA
_													

(Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0	1	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	$D_1$	
0	1	1	0	0	0	1		0	0	0	1	*	*	*	PA PA

(Register Address: 1H)

Dalatta	A4 (DC	0) / D	alette A	0 (DO 4		
0	1	1	0	0	0	1

	(	- <b>-</b> ,		<del>- 1</del>	-,		-					
CSb	RS	RDb	WRb	RE2	RE1	RE0		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	
0	1	1	0	0	0	1		0	0	1	0	I

PA93 PA92 PA91 PA90 (Register Address: 2H)

PA11/ PA10/

 $D_2$ 

PA02/

PA82

PA12/

 $D_1$ 

PA01/

PA81

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	1	1	*	*	*	PA14/ PA94
					(Registe	er Addre	ss: 3H)

PA13/

Palette A2 (PS=0) / Palette A10 (PS=1)

. 4.0	· · · - / · · ·	<i>–•, ,</i>	4.0110 / 1		- · <i>,</i>	
CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	D <sub>0</sub>
0	1	0	0	PA23/	PA22/	PA21/	PA20/
U	'	U	U		PA102	PA101	PA100

(Register Address: 4H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	1	0	1	*	*	*	PA24/ PA104
<u> </u>					(Registe	er Addre	ss: 5H)

Palette A3 (PS=0) / Palette A11 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	1	1		PA33/ PA113			
					(Registe	er Addre	ss: 6H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$
0	1	1	1	*	*	*	PA34/ PA114

(Register Address: 7H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

$D_7$ $D_6$ $D_5$ $D_4$ $D_3$ $D_2$ $D_1$									
1	0	0					PA40/ PA120		
(Desister Address OII)									

(Register Address: 8H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	$D_0$
1	0	0	1	*	*	*	PA44/ PA124

(Register Address: 9H)



Palette A5 (PS=0) / Palette A13 (PS=1)

						_
CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

1 0 1 0 PA53/ PA52/ PA51/ PA50 PA133 PA132 PA131 PA13	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	$D_0$
	1	0	1					

(Register Address: AH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$
1	0	1	1	*	*		PA54/
	)						PA134

(Register Address: BH)

Palette A6	(PS=0)	/ Palette	A14	(PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

1 1 0 0 PA63/ PA62/ PA61/ PA60/ PA143 PA142 PA141 PA140	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	1	1	0					

(Register Address: CH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

							_
$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	$D_0$
1	1	0	1	*	*	*	PA64/ PA144

(Register Address: DH)

### Palette A7 (PS=0) / Palette A15 (PS=1)

i dictio	ין יה	<i>,</i> –0 <i>,,</i> , ,	aictic A	10 (10-	- · <i>/</i>	
CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	$D_0$
0	0	0	<i>(</i> )	PA73/ PA153			-

(Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	0	0	4	*	*	*	PA74/
U	U	U	I				PA154

(Register Address: 1H)



)	RS	RDb	WRb	RE2	RE1	RE0	$D_7$	$D_6$	$D_5$	$D_4$	D <sub>3</sub>	$D_2$	$D_1$	ľ
	1	1	0	0	1	0	0	0	1	0	PB03/ PB83	PB02/ PB82	PB01/ PB81	
												(Registe	er Addre	95
Sb	RS	RDb	WRb	RE2	RE1	RE0	$D_7$	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	$D_2$	D <sub>1</sub>	
)	1	1	0	0	1	0	0	0	1	1	*	*	*	
ette	B1 (P	S=0) / P	alette B	9 (PS=	1)							(Registe	er Addre	es
Sb	RS	RDb	WRb	RE2	RE1	RE0	$D_7$	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	$D_3$	D <sub>2</sub>	$D_1$	
)	1	1	0	0	1	0	0	1	0	0	PB13/ PB93	PB12/ PB92	PB11/ PB91	
												(Registe		
Sb	RS	RDb	WRb	RE2	RE1	RE0	$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	Ī
)	1	1	0	0	1	0	0	1	0	1	*	*	*	
		<u> </u>				0	0	1	0	1		* (Registe		
ette		1 S=0) / P				0 RE0	D <sub>7</sub>	1 D <sub>6</sub>	0 D <sub>5</sub>	1 D <sub>4</sub>		(Registe	er Addre	es
	B2 (PS	S=0) / P	alette B	10 (PS	=1)			<u> </u>	1		D <sub>3</sub> PB23/	(Registe D <sub>2</sub> PB22/	er Addre D <sub>1</sub> PB21/	es
<b>ette</b> Sb	<b>B2 (P</b> S	S=0) / P	alette B	10 (PS	= <b>1)</b> RE1	RE0	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub> PB23/ PB103	(Registe	D <sub>1</sub> PB21/ PB101	es I
ette Sb	<b>B2 (P</b> S	S=0) / P	alette B	10 (PS	= <b>1)</b> RE1	RE0	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub> PB23/ PB103	(Registe D <sub>2</sub> PB22/ PB102	D <sub>1</sub> PB21/ PB101	es I
ette Sb	8 <b>B2 (P\$</b> RS	S=0) / P RDb	alette B WRb	10 (PS: RE2	= <b>1)</b> RE1	RE0 0	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub> PB23/ PB103	(Registe D <sub>2</sub> PB22/ PB102 (Registe	D <sub>1</sub> PB21/ PB101 er Addre	F
ette Sb )	RS 1 RS 1	S=0) / P RDb 1 RDb 1	alette B WRb 0	10 (PS: RE2 0	=1)   RE1   1     RE1   1	RE0 0	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub> 0	D <sub>3</sub> PB23/PB103	D <sub>2</sub> PB22/ PB102 (Registe	D <sub>1</sub> PB21/ PB101 er Addre	F
ette Sb )	RS 1 RS 1	S=0) / P RDb 1	alette B WRb 0	10 (PS: RE2 0	=1)   RE1   1     RE1   1	RE0 0	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub> 0	D <sub>3</sub> PB23/PB103	(Registe D <sub>2</sub> PB22/ PB102 (Registe D <sub>2</sub>	D <sub>1</sub> PB21/ PB101 er Addre	I F

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
1	0	0	1	*	*	*	PB34/ PB114
					(Registe	er Addre	ss: 9H)

### Palette B4 (PS=0) / Palette B12 (PS=1)

	<del> </del>	<i></i>	u.oo _	\. •	,	
CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
1	0	4	0	PB43/	PB42/	PB41/	PB40/
I	U	I	U	PB123	PB122	PB121	PB120
					Registe	r Addre	98. VH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

1 0 1 1 * * PB	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$
	1	0	1	1	*	*	*	PB44/ PB124

(Register Address: BH)



### Palette B5 (PS=0) / Palette B13 (PS=1)

Palette B6 (PS=0) / Palette B14 (PS=1)

	1	<u> </u>				
CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$		
1	1	0	0				PB50/ PB130		
(Register Address: C									

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$
	1	1	0	1	*	*	*	PB54/
ı	'	'	U	'				PB134

(Register Address: DH)

0	1	1	0	0	1	0

0 1 1 0 0 1 1 0 0 0 1 PB61/ PB61/ PB61/ PB61/ PB14	CSb	RS	RDb	WRb	RE2	RE1	RE0	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	0	1	1	0	0	1	1	0	0	0	0	PR143	_	-	PB60/ PB140

(Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>
0	0	0	1	*	*	*	PB64/ PB144

(Register Address: 1H)

Palette B7	(PS=0)	/ Palette	B15	(PS=1)
------------	--------	-----------	-----	--------

. 4.0	<del> (- (</del>	<del>,                                    </del>	<u> </u>	.0 (. 0	<u>- · / </u>	
CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

$D_7$	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	$D_1$	$D_0$
0	0	1	0	PB73/ PB153			PB70/ PB150

(Register Address: 2H)

CS	b	RS	RDb	WRb	RE2	RE1	RE0
0		1	1	0	0	1	1

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	1	1	*	*	*	PB74/
U	U		1				PB154

(Register Address: 3H)



O	alette	C0 (PS	S=0) / P	alette C	8 (PS=	1)		i	=							
CSb	CSb	RS	RDb	WRb	RE2	RE1	RE0		$D_7$	D <sub>6</sub>	$D_5$	$D_4$				[
D7   D6   D5   D4   D3   D2   D1	0	1	1	0	0	1	1		0	1	0	0				P(
O								,						(Registe	er Addre	SS:
CSb	CSb	RS	RDb	WRb	RE2	RE1	RE0		$D_7$	$D_6$	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	$D_1$	
Palette C1 (PS=0) / Palette C9 (PS=1)   PS=1   PS	0	1	1	0	0	1	1		0	1	0	1	*	*	*	P(
D7   D6   D5   D4   D3   D2   D1   D6   D5   D4   D3   PC93   PC3	Palette	C1 (PS	S=0) / P	alette C	9 (PS=	1)		, i						(Registe	er Addre	:SS
O							RE0		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	$D_1$	I
CSb	0	1	1	0	0	1	1		0			0				
O								!!						(Registe	er Addre	SS
O	CSb	RS	RDb	WRb	RE2	RE1	RE0		$D_7$	$D_6$	$D_5$	$D_4$	D <sub>3</sub>	$D_2$	$D_1$	
Palette C2 (PS=0) / Palette C10 (PS=1)   CSb   RS   RDb   WRb   RE2   RE1   RE0     1   0   0   0   0   PC23/ PC22/ PC21/ PROTECTION   PC103 PC102 PC101   PC103 PC102 PC103 PC102 PC101   PC103 PC102 PC103 PC102 PC101   PC103 PC103 PC103 PC102 PC101   PC103 PC103 PC103 PC103 PC103 PC1	0	1	1	0	0	1	1								*	P(
D <sub>7</sub>   D <sub>6</sub>   D <sub>5</sub>   D <sub>4</sub>   D <sub>3</sub>   D <sub>2</sub>   D <sub>1</sub>	Palette	C2 (PS	S=0) / P	alette C	:10 (PS	=1)		, i						(Registe	er Addre	SS
1				_			RE0		$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	
CSb	0	1	1	0	0	1	1		1							
1														(Registe	er Addre	SS
CSb	CSb	RS	RDb	WRb	RE2	RE1	RE0		D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	
Palette C3 (PS=0) / Palette C11 (PS=1)   CSb	0	1	1	0	0	1	1		1	0	0	1	*	*	*	PO PO
CSb	Palette	C3 (PS	S=0) / P	alette C	:11 (PS:	=1)								(Registe	er Addre	SS
CSb   RS   RDb   WRb   RE2   RE1   RE0     O							RE0		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>				
CSb   RS   RDb   WRb   RE2   RE1   RE0     D7   D6   D5   D4   D3   D2   D1	0	1	1	0	0	1	1		1	0	1	0				
1												-				
CSb	CSb	RS	RDb	WRb	RE2	RE1	RE0		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	
CSb	0	1	1	0	0	1	1		1	0	1	1	*	*	*	P(
CSb         RS         RDb         WRb         RE2         RE1         RE0           0         1         1         0         0         1         1         1         0	Palette	C4 (PS	S=0) / P	alette C	12 (PS	=1)		i					(	(Registe	r Addre	
0 1 1 0 0 1 1 1 0 0 0 PC43/ PC42/ PC41/ PC123 PC122 PC121 PC125 PC125 PC125 PC125 PC126 PC							RE0		$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	
CSb RS RDb WRb RE2 RE1 RE0 D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>															PC41/	P
								ļi								
	CSb	RS	RDb	WRb	RE2	RE1	RE0		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	
							Ī									P(

NOTE) Refer to the tables in "(6) GRAYSCALE PALETTE" for default setting.

(Register Address: DH)



### Palette C5 (PS=0) / Palette C13 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0		PC53/ PC133			

(Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	$D_0$	
0	0	0	1	*	*	*	PC54/ PC134	
(Register Address: 1H)								

Palette C6 (PS=0) / Palette C14 (PS=1)

÷	4.0110		• ,		(. •		
	CSb	RS	RDb	WRb	RE2	RE1	RE0
	0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$
0	0	1	0	PC63/	PC62/	PC61/	PC60/
U	U	!	U	PC143	PC142	PB141	PB140

(Register Address: 2H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$
0	0	1	1	*	*	*	PC64/ PC144

(Register Address: 3H)

### Palette C7 (PS=0) / Palette C15 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0		
0	1	1	0	1	0	0		

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	
0	1	0	0	PC73/ PC153	PC72/ PC152			
(Pegister Address: 4H)								

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	1	0	1	*	*	*	PC74/
U	ı	U	ı				PC154

(Register Address: 5H)



### (14-16) Initial COM

The "Initial COM" instruction specifies the common driver for a scan start common.

С	Sb	RS	RDb	WRb	RE2	RE1	RE0
	0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	1	1	0	SC3	SC2	SC1	SC0

(Default: SC3-SC0=0H / Register Address: 6H)

### Table 27 Initial COM

SC3	SC2	SC1	SC0	Initial COM (SHIFT=0)	Initial COM (SHIFT=1)				
0	0	0	0	$COM_0$	COM <sub>79</sub>				
0	0	0	1	COM <sub>4</sub>	COM <sub>75</sub>				
0	0	1	0	COM <sub>8</sub>	COM <sub>71</sub>				
0	0	1	1	COM <sub>16</sub>	COM <sub>63</sub>				
0	1	0	0	COM <sub>24</sub>	COM <sub>55</sub>				
0	1	0	1	COM <sub>32</sub>	COM <sub>47</sub>				
0	1	1	0	COM <sub>40</sub> COM <sub>39</sub>					
0	1	1	1	COM <sub>48</sub> COM <sub>31</sub>					
1	0	0	0	COM <sub>56</sub> COM <sub>23</sub>					
1	0	0	1	COM <sub>64</sub>	COM <sub>15</sub>				
1	0	1	0	COM <sub>72</sub>	COM <sub>7</sub>				
1	0	1	1	Inhit	pited				
1	1	0	0	Inhibited					
1	1	0	1	Inhibited					
1	1	1	0	Inhibited					
1	1	1	1	Inhit	pited				

### (14-17) Duty-1 /Display Clock ON/OFF

This instruction controls ON (Duty-1) /OFF (Duty-0) and Display Clock ON/OFF.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$
0	1	1	1	*	*	DSE	SON

(Default: SON,DSE=0H / Register Address: 7H)

### D<sub>0</sub> (SON)

SON=0 : CL, FLM, FR, and CLK are fixed at "L" level.

SON=1 : CL, FLM, FR, and CLK are enabled.

### D<sub>1</sub> (DSE)

The duty cycle ratio is subtracted by 1 (Duty-1) from the original duty cycle ratio by setting "1" at the "DSE" bit.

DSE=0 : OFF (Duty-0) DSE=1 : ON (Duty-1)

NOTE) For the last common timing at "DSE=0", all common drivers generate non-selective waveforms, and segment drivers generate the same waveforms as for the previous common timing. For instance, in 1/81 duty cycle, the segment waveforms for 81<sup>st</sup> common timing are the same as for 80<sup>th</sup> common timing (last line).

### (14-18) Display Mode Control

The "Display Mode Control" instruction sets up display modes such as the variable or fixed grayscale mode and the variable 8- or 16-grayscale mode. The  $D_2$  (MON) bit of the "Display Control (1)" is used in combination. Refer to "(5) GRAY SCALE CONTROL CIRCUIT" and "(14-7) Display Control (1)."

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

$D_7$	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	$D_1$	$D_0$
1	0	0	0	PWM	C256	*	*

(Default: PWM,C256=0H / Register Address: 8H)



D<sub>3</sub> (PWM)

PWM=0: Variable grayscale Mode (Variable 8-/16-grayscale Mode)

PWM=1: Fixed 8-grayscale Mode

D<sub>2</sub> (C256)

C256=0: Variable 16-grayscale Mode at "PWM=0" (4096 colors) C256=1 : Variable 8-grayscale Mode at "PWM=0" (256 colors)

### (14-19) Bus Length

This instruction selects 8- or 16-bit bus length, and sets oscillator configuration, ABS mode ON/OFF and high speed writing ON/OFF as well.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

1 0 0 1 HSW ABS CKS WLS	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	1	0	0	1	HSW	ABS	CKS	WLS

(Default: HSW,ABS,CKS,WLS=0H / Register Address: 9H)

D<sub>0</sub> (WLS)

WLS=0: 8-bit Bus Length WLS=1: 16-bit Bus Length

D<sub>1</sub> (CKS)

CKS =0: Internal Oscillator using an internal resistor

CKS =1: External Clock, or Internal Oscillator using an external resistor

NOTE) Refer to "(10) OSCILLATOR".

D<sub>2</sub> (ABS)

ABS=0: ABS Mode OFF (Normal)

ABS=1: ABS Mode ON

D<sub>3</sub> (HSW)

HSW=0: High Speed Writing OFF (Normal)

HSW=1: High Speed Writing ON

### (14-20) EVR Control

The "EVR Control" instruction adjusts V<sub>LCD</sub> to optimize display contrast. This instruction is finally effective when both upper and lower bytes are transmitted in order to prevent high V<sub>LCD</sub>. The setting order is upper byte first, then lower byte. Refer to "(11-2-3) Electrical Variable Resistor (EVR)".

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$			
1	0	1	0	$DV_3$	$DV_2$	DV <sub>1</sub>	DV0			
(Default: DV DV0=0H / Degister Address: AH)										

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
1	0	1	1	*	DV6	$DV_5$	$DV_4$

(Default: DV6-DV4=0H / Register Address: BH)

### Table 28 EVR Control

DV6	DV <sub>5</sub>	$DV_4$	DV <sub>3</sub>	$DV_2$	DV <sub>1</sub>	DV0	$V_{LCD}$					
0	0	0	0	0	0	0	Low					
0	0	0	0	0	0	1	:					
			:									
			:									
1	1	1	1	1	1	1	High					



### Formula of VLCD

VLCD[V] = 0.5x VREG + M (VREG - 0.5x VREG) / 127

VBA = VEE x 0.9 VBA : Output of the reference voltage generator

VREG = VREF x N VREF : Input of the voltage regulator

VREG : Output of the voltage regulator

N : Boost level M : EVR Value

### (14-21) Frequency Control

The "Frequency Control" instruction adjusts the frame frequency.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	1	0	1	*	Rf2	Rf1	Rf0

(Default: DV<sub>3</sub>-DV0=0H / Register Address: DH)

**Table 29 Frequency Control** 

Rf 2	Rf 1	Rf 0	Feedback Resistor Value					
0	0	0	Reference Value					
0	0	1	0.8 x Reference Value					
0	1	0	0.9 x Reference Value					
0	1	1	1.1 x Reference Value					
1	0	0	1.2 x Reference Value					
1	0	1	0.7 x Reference Value					
1	1	0	1.3 x Reference Value					
1	1	1	Inhibited					

### (14-22) Discharge ON/OFF

Discharge circuit is used to discharge out of the stabilizing capacitors placed on the  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$ ,  $V_4$  and  $V_{OUT}$ . Refer to "(11-4) Discharge Circuit".

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$
1	1	1	0	*	*	DIS2	DIS

(Default: DIS2,DIS1=0H / Register Address: EH)

D<sub>0</sub> (DIS)

DIS=0 : Discharge OFF

DIS=1 : Discharge ON (Discharge from  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$ )

**D**<sub>1</sub> (DIS2)

DIS2=0 : Discharge OFF

DIS2=1 : Discharge ON (Discharge from  $V_{OUT}$  through the internal resistor between  $V_{OUT}$  and  $V_{EE}$ )

NOTE) Resistance is  $100K\Omega$  typical.



### (14-23) Register Address

The "Register Address" instruction specifies a register address.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	$D_0$
1	1	0	0	RA3	RA2	RA1	RA0

(Default: RA3-RA0=BH / Register Address: CH)

### (14-24) Register Read /ID Code Read

The "Register Read /ID Code Read" instruction reads out instruction data from the register which address is specified by the "Register Address" instruction. And it reads out the ID code set by the  $ID_3$ - $ID_0$  terminals. Note that this instruction is used in the parallel interface mode only.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	0	1	0/1	0/1	0/1

$D_7$	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$
ID3	ID2	ID1	ID0	Int	ernal re	gister da	ata

### (14-25) Window End Column Address

The "Window End Column Address" instruction specifies the column address of the end point. Refer to "(4-2) Window Area for DDRAM Access". The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	$D_1$	$D_0$
0	0	0	0	EX3	EX2	EX1	EX0
	(I	Default:	EX3-EX	(0=0H /	Registe	er Addre	ss: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$
0	0	0	1	EX7	EX6	EX5	EX4

(Default: EX7-EX4=0H / Register Address: 1H)

### (14-26) Window End Row Address

The "Window End Row Address" instruction specifies the row address of the end point. Refer to "(4-2) Window Area for DDRAM Access". The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	1	0	EY3	EY2	EY1	EY0
	(I	Default:	EY3-E	/0=0H/	Registe	er Addre	ss: 2H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	1	1	*	EY6	EY5	EY4

(Default: EY6-EY4=0H / Register Address: 3H)

### (14-27) Initial Line-reverse Address

The "Initial Line-reverse Address" instruction specifies the start line of the line-reverse display area. The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
	0	1	0	0	LS3	LS2	LS1	LS0
•		(	Default:	LS3-LS	S0=0H /	Registe	er Addre	ss: 4H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	1	0	1	*	LS6	LS5	LS4

(Default: LS6-LS4=0H / Register Address: 5H)



### (14-28) Last Line-reverse Address

The "Last Line-reverse Address" instruction specifies the end line of the line-reverse display area. The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

$D_7$	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$			
0	1	1	0	LE3	LE2	LE1	LE0			
(Defects   EQ   EQ   OH   Desistes Address of OH)										

(Default: LE3-LE0=0H / Register Address: 6H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	1	1	1	*	LE6	LE5	LE4

(Default: LE6-LE4=0H / Register Address: 7H)

### (14-29) Line Reverse ON/OFF

The "Line Reverse ON/OFF" instruction enables the line-reverse display, and blink function as well. Note that the line reverse display cannot be used for entire display area. In this case, use the reverse display function by the  $D_3$  (REV) bit of the "Display Control (2)" instruction.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	$D_1$	$D_0$
1	0	0	0	*	*	BT	LREV

(Default: BT,LREV=0H / Register Address: 8H)

D<sub>0</sub> (LREV)


LREV =0 : Line Reverse OFF (Normal)

LREV =1 : Line Reverse ON

D<sub>1</sub> (BT)

BT =0 : No Blink

BT =1 : Blink once every 32 frames






Fig 19 On-screen Image in Using Line-reverse Display and Blink Function



### (14-30) Upper/Lower Palette Select

The "Upper/Lower Palette Select" instruction selects either upper or lower palette register.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	0	0	1	*	*	*	PS

(Default: PS=0 / Register Address: 9H)

D<sub>0</sub> (PS)

PS=0 : Lower Palettes (PA00, PA01, PA02, PA03, ..., PC74) PS=1 : Upper Palettes (PA80, PA81, PA82, PA83, ..., PC154)

### (14-31) PWM Control

The "PWM control" instruction selects PWM type, as shown in Fig 20.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
4	0	4	0	PWM	PWM	PWM	PWM
ı	U		U	S	Α	В	С

(Default: PWMS,PWMA,PWMB,PWMC=0H / Register Address: AH)


D<sub>3</sub> (PWMS)

PWMS=0 : Type 1 PWMS=1 : Type 2

### D<sub>2</sub> (PWMA), D<sub>1</sub> (PWMB), D<sub>0</sub> (PWMC)

PWMZ=0 (Z=A, B and C): Type 1-O PWMZ=1 (Z=A, B and C): Type 1-E

### PWM Type 1 (PWMS=0)



### PWM Type 2 (PWMS=1)




Fig 20 PWM Control




### (15) CHIP IDENTIFICATION (ID) CODE

The ID code is decided by setting the  $ID_3$ ,  $ID_2$ ,  $ID_1$  and  $ID_0$  terminals. In the parallel interface mode, the ID code is read out through the data bus (D<sub>7</sub>, D<sub>6</sub>, D<sub>5</sub> and D<sub>4</sub>) by the "Register Read /ID Code Read" instruction. In the 3 or 4-line serial interface mode, the ID code is read out by the "Boost Level /ID Code Read" instruction, as follows.

When using the 4-line serial interface mode, set "1" at the "IDR" bit of the "Boost Level /ID Code Read" instruction. Then, the SDA becomes in high-impedance (Hi-Z) at the falling edge of the 8<sup>th</sup> SCL signal, and the ID code (ID<sub>3</sub>, ID<sub>2</sub>, ID<sub>1</sub> and ID<sub>0</sub>) is read out bit by bit at the rising edges of the 9<sup>th</sup>,...12<sup>th</sup> SCL. After that, the ID code operation continues up to the 16<sup>th</sup> SCL, then returns to the normal operation. When using the 3-line serial interface mode, the SDA becomes in high-impedance at the 9<sup>th</sup> SCL, and the ID code is read out at the 10<sup>th</sup>,...13<sup>th</sup> SCL. Then, the ID code operation continues up to the 18<sup>th</sup> SCL.

### 4-Line Serial Interface



### 3-Line Serial Interface




Fig 21 ID Code Reading Operation

NOTE1) The AC timing of the ID code operation is different from the timing of the normal operation. Refer to " (6) Read Operation (Serial Interface)".

NOTE2) After setting "1" at the "IDR" bit, the CS should remain "L" until the ID code operation is completed. Once the CS becomes "H", the ID code operation is released.

### (16) PARTIAL DISPLAY FUNCTION

The partial display function activates specified area on an LCD screen, or equivalently, common drivers are simply scanning this specified area. This function allows LCD modules to work in a minimum duty cycle ratio to minimize power consumption. The partial display function is carried out by the combination of the "Duty Cycle Ratio", "LCD Bias Ratio", "Boost Level" and "EVR Control" instructions. For more information, refer to "(14-11) Duty Cycle Ratio", "(14-12) Boost Level /ID Code Read", "(14-13) LCD Bias Ratio" and "(14-20) EVR Control". Typical setting sequence is shown in "(19-4) Partial Display Sequence".




Fig 22 On-screen Image in Using Partial Display Function



### (17) SWAP FUNCTION

The swap function switches the palettes Aj and the palettes Cj (j=0-15), and is controlled by the  $D_1$  (SWAP) bit of the "Display Control (2)" instruction. This function reduces the restrictions on the IC position of an LCD module. Fig 23 "Overview of Swap Function" illustrates general outlines of internal operations, and (17-1-1) through (17-1-4) show each configuration on a mode-by-mode basis.




Fig 23 Overview of SWAP Function



### (17-1) Swap Function in Variable 16-grayscale Mode

### 16-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
<u>'</u>		,	Î .			1	Ì			1	<u> </u>		_
		0/31 ([	Default)			7/31 (E	Default)			31/31 (	Default)		Grayscale Level
	_	î			$\uparrow$				$\uparrow$				
		Pale	tte A0			Palet	te B3		Palette C15			Grayscale Palette	
	1	<b>↑</b>	1	<b>↑</b>	<b>↑</b>	<b>↑</b>	<b>↑</b>	$\uparrow$	1	<b>↑</b>	1	1	
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
	MSB			LSB	MSB			LSB	MSB			LSB	in Grayscale Control Circuit
	<u> </u>	<b>↑</b>	1	1	$\uparrow$	1	1	$\uparrow$	1	1	1	1	
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	$D_4$	D <sub>3</sub>	$D_2$	D <sub>1</sub>	from MPU to LSI
ABS=1	D <sub>11</sub>	$D_{10}$	$D_9$	$D_8$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	

### (REF, SWAP)=(0,1) or (1,0)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
·		,	↑			1	Î .			1	î .		<u>-</u>
		31/31 (	Default)		7/31 (Default)				0/31 (Default)				Grayscale Level
·			↑		$\uparrow$				$\uparrow$				_
		Palett	te C15			Palet	te B3		Palette A0				Grayscale Palette
!	1	<b>↑</b>	1	1	$\uparrow$	1	1	<b>↑</b>	$\uparrow$	$\uparrow$	1	1	•
	1	1	1	1	1	1	0	0	0	0	0	0	Display Data
!	LSB			MSB	LSB			MSB	LSB			MSB	in Grayscale Control Circuit
													_
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
•	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	$D_7$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	from MPU to LSI
ABS=1	D <sub>11</sub>	$D_{10}$	$D_9$	$D_8$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	

NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as "0".



### 8-bit Bus Length

### (REF, SWAP)=(0,0) or (1,1)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
	,		$\uparrow$			1	<u> </u>			1	1		•
		0/31 (	Default)			7/31 (E	Default)			31/31 (I	Default)		Grayscale Level
	î				$\uparrow$				$\uparrow$				_
		Pale	tte A0			Palet	te B3		Palette C15			Grayscale Palette	
	$\uparrow$	$\uparrow$	1	1	$\uparrow$	1	1	$\uparrow$	$\uparrow$	<b>↑</b>	1	1	•
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
	MSB			LSB	MSB			LSB	MSB			LSB	in Grayscale Control Circuit
	<b>↑</b>	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	_							
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_2$	$D_1$	$D_0$	$D_7$	$D_4$	$D_3$	$D_2$	$D_1$	from MPU to LSI
ABS=1	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	
HSW=1	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	

### (REF, SWAP)=(0,1) or (1,0)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
			↑			1	Ì			1	1		<u>.</u>
		31/31 (	(Default)			7/31 (E	Default)			0/31 (	efault)		Grayscale Level
			$\uparrow$			1	ì			1	1		-
		Palet	te C15			Palet	te B3			Palet	te A0		Grayscale Palette
	1	1	1	1	$\uparrow$	1	1	1	$\uparrow$	1	1	1	-
	1	1	1	1	1	1	0	0	0	0	0	0	Display Data
	LSB			MSB	LSB			MSB	LSB			MSB	in Grayscale Control Circuit
	<u> </u>												
													<u>-</u>
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
	$D_7$	$D_6$	$D_5$	$D_4$	$D_2$	$D_1$	$D_0$	$D_7$	$D_4$	$D_3$	$D_2$	$D_1$	from MPU to LSI
ABS=1	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	
HSW=1	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	

NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as "0".



### (17-2) Swap Function in Variable 8-grayscale Mode

### 8-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)

	SE	GAi			SE	GBi			SE	GCi		(i=0-103)
		$\uparrow$			1	<u> </u>			1	Î		
	3/31 (I	Default)			7/31 (E	Default)			31/31 (	Default)		Grayscale Level
-		$\uparrow$			1	î			1	ì		•
	Pale	tte A0			Palet	te B3			Palett	e C15		Grayscale Palette
$\uparrow$	$\uparrow$	$\uparrow$	<b>↑</b>	$\uparrow$	1	$\uparrow$	$\uparrow$	1	$\uparrow$	$\uparrow$	$\uparrow$	•
0	0	0	*	0	0	1	*	1	1	*	*	Display Data
MSB			LSB	MSB			LSB	MSB			LSB	in Grayscale Control Circuit
1	$\uparrow$	_										
0	0	0	*	0	0	1	*	1	1	*	*	Display Data
$D_7$	$D_6$	$D_5$	*	$D_4$	$D_3$	$D_2$	*	$D_1$	$D_0$	*	*	from MPU to LSI

### (REF, SWAP)=(0,1) or (1,0)

	SE	GAi			SE	GBi			SE	GCi		(i=0-103)
_		↑			1	↑			1	1		_
	31/31 (	Default)			7/31 (0	Default)			3/31 (	Default)		Grayscale Level
		Î			1	↑			1	1		
	Palet	te C15			Palet	te B3			Palet	te A0		Grayscale Palette
$\uparrow$	1	1	1	1	$\uparrow$	1	$\uparrow$	$\uparrow$	1	1	1	_
*	*	1	1	*	1	0	0	*	0	0	0	Display Data
LSB			MSB	LSB			MSB	LSB			MSB	in Grayscale Control Circuit
l												
												_
0	0	0	*	0	0	1	*	1	1	*	*	Display Data
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	*	$D_4$	$D_3$	$D_2$	*	D <sub>1</sub>	$D_0$	*	*	from MPU to LSI

NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as "0".

### (17-3) Swap Function in Fixed 8-grayscale Mode

### 16-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
·			<u> </u>			1	<u> </u>				↑		•
		0	/7			1.	/7			7	7/7		Grayscale Level
	-		Î			1	î				î		
			-				-				-		
	1	<b>↑</b>	<b>↑</b>	<b>↑</b>	<b>↑</b>	1	1	<b>↑</b>	<b>↑</b>	$\uparrow$	1	1	
	0	0	0	8	0	0	1	1	1	1	1	1	Display Data
	MSB			LSB	MSB			LSB	MSB			LSB	in Grayscale Control Circuit
i	1	<b>↑</b>	1	1	<b>↑</b>	1	1	<b>↑</b>	<b>↑</b>	<b>↑</b>	1	1	
	0	0	0	8	0	0	1	1	1	1	1	1	Display Data
	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	from MPU to LSI
ABS=1	$D_{11}$	$D_{10}$	$D_9$	$D_8$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	

### (REF, SWAP)=(0,1) or (1,0)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
·		1	1			1	<u> </u>			,	↑		<u>.</u>
		7.	/7			1.	/7			0	/7		Grayscale Level
		1	1			1	↑				Î		
			-				-				-		
	1	<b>↑</b>	1	1	<b>↑</b>	<b>↑</b>	<b>↑</b>	<b>↑</b>	<b>↑</b>	<b>↑</b>	1	<b>↑</b>	•
	1	1	1	1	1	1	0	0	8	0	0	0	Display Data
•	LSB			MSB	LSB			MSB	LSB			MSB	in Grayscale Control Circuit
ı													_
	0	0	0	8	0	0	1	1	1	1	1	1	Display Data
	$D_{15}$	$D_{14}$	$D_{13}$	$D_{12}$	$D_{10}$	$D_9$	$D_8$	$D_7$	$D_4$	$D_3$	$D_2$	$D_1$	from MPU to LSI
ABS=1	D <sub>11</sub>	$D_{10}$	$D_9$	$D_8$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	

NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as "0". NOTE2) The data indicated with a slash mark ( $\prime$ ) is invalid.



### 8-bit Bus Length

### (REF, SWAP)=(0,0) or (1,1)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
<u>'</u>			↑			1	Ì				↑		•
		0	/7			1.	/7			7	7/7		Grayscale Level
·			↑			1	1				<b>↑</b>		
			-				-				-		
·	<b>↑</b>	<b>↑</b>	1	1	<b>↑</b>	<b>↑</b>	<b>↑</b>	<b>↑</b>	<b>↑</b>	<b>↑</b>	1	1	
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
•	MSB			LSB	MSB			LSB	MSB			LSB	in Grayscale Control Circuit
	<b>↑</b>	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	1	_
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	D <sub>7</sub>	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	from MPU to LSI
ABS=1	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	
HSW=1	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	
C256=1	$D_7$	$D_6$	$D_5$	*	$D_4$	$D_3$	$D_2$	*	$D_1$	$D_0$	*	*	

### (REF, SWAP)=(0,1) or (1,0)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
	_	1	Ì	·		1	1				Î .		_
		7/	/7			1,	7			0	/7		Grayscale Level
		1	Ì			1	1				Î		-
			-								-		
	1	$\uparrow$	1	1	<b>↑</b>	$\uparrow$	1	$\uparrow$	$\uparrow$	$\uparrow$	<b>↑</b>	1	-
	1	1	1	1	1	1	0	0	8	0	0	0	Display Data
	LSB			MSB	LSB			MSB	LSB			MSB	in Grayscale Control Circuit
											,		•
	0	0	0	0	0	0	1	1	1	1	1	1	Display Data
	$D_7$	$D_6$	$D_5$	$D_4$	$D_2$	$D_1$	$D_0$	$D_7$	$D_4$	$D_3$	$D_2$	$D_1$	from MPU to LSI
ABS=1	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	
HSW=1	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	
C256=1	$D_7$	$D_6$	$D_5$	*	$D_4$	$D_3$	$D_2$	*	$D_1$	$D_0$	*	*	

NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as "0". NOTE2) The data indicated with a slash mark ( $\prime$ ) is invalid.


### (17-4) Swap Function in B&W Mode

### 16-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
		1	<u>î</u>			1	<u> </u>			1	<u> </u>		
		0/1 (	OFF)			0/1 (	OFF)			1/1	(ON)		Grayscale Level
		1	î			1	Î .			1	î		
			-				-				-		
	1	$\uparrow$	$\uparrow$	$\uparrow$	1	<b>↑</b>	$\uparrow$	<b>↑</b>	$\uparrow$	<b>↑</b>	$\uparrow$	1	
	0	Ø	Ø	Ø	0	0	1	1	1	1	1	1	Display Data
	MSB			LSB	MSB			LSB	MSB			LSB	in Grayscale Control Circuit
ı	1	<b>↑</b>	<b>↑</b>	<b>↑</b>	1	<b>↑</b>	$\uparrow$	1	1	<b>↑</b>	1	1	•
	0	Ø	Ø	8	0	0	1	1	1	1	1	1	Display Data
	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>10</sub>	$D_9$	D <sub>8</sub>	$D_7$	$D_4$	$D_3$	$D_2$	$D_1$	from MPU to LSI
ABS=1	$D_{11}$	$D_{10}$	$D_9$	$D_8$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	

### (REF, SWAP)=(0,1) or (1,0)



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as "0". NOTE2) The data indicated with a slash mark ( / ) is invalid.




### 8-bit Bus Length

### SWAP=0

		SE	GAi			SE	GBi			SE	GCi		(i=0-103)
!			$\uparrow$				$\uparrow$			1	Î .		•
		0/1 (	(OFF)			0/1 (	(OFF)			1/1 (	(ON)		Grayscale Level
													•
			-				-				-		
	$\uparrow$	<b>↑</b>	<b>↑</b>	1	$\uparrow$	1	1	<b>↑</b>	<b>↑</b>	<b>↑</b>	1	<b>↑</b>	
	0	Ø	8	0	0	0	1	1	1	1	1	1	Display Data
	MSB			LSB	MSB			LSB	MSB			LSB	in Grayscale Control Circuit
	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	
	0	8	0	0	0	0	1	1	1	1	1	1	Display Data
	$D_7$	$D_6$	$D_5$	$D_4$	$D_2$	D <sub>1</sub>	$D_0$	$D_7$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	from MPU to LSI
ABS=1	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	
HSW=1	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	
C256=1	$D_7$	$D_6$	$D_5$	*	$D_4$	$D_3$	$D_2$	*	$D_1$	$D_0$	*	*	

### SWAP=1



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as "0". NOTE2) The data indicated with a slash mark ( / ) is invalid.

### (18) RELATION BETWEEN ROW ADDRESS AND COMMON DRIVER

The relation between row address and common driver is changed by the  $D_3$  (SHIFT) bit of the "Display Control (1)" and the "Duty Cycle Ratio", "Initial Display Line" and "Initial COM" instructions.

When the "Initial Display Line" is set to (LA6:LA0=00H: Address "0"), the row address corresponding to an initial COM is "0". However, if the "Initial Display Line" is other than "0", the row address is shifted from "0" by just that address. For instance, when the initial display line address is (LA6:LA0=05H: Address "5") and the initial COM is (SC3:SC0=1H), the row address on the initial COM is "5" and the initial COM is "COM<sub>4</sub>".

(18-1) through (18-5) illustrate the examples of the relation between row address and common driver.

## (18-1) SHIFT=0, Initial Display Line "0", Duty Cycle Ratio "1/81"

SC3 - SC0   0000   0001   0010   0011   0100   0110   0110   0111   1000   1001   0011   0000   0001	1010 8 4 4 4 4 4 4 4 4 4 4 4 4 4
COM0	8
COM1	
COM2	
COM3	
COM4	
COM5	
COM6	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COM7	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COM8 COM9 COM10 COM10 COM10 COM11 COM11 COM11 COM12 COM12 COM13 COM13 COM13 COM13 COM14 COM15 COM15 COM15 COM15 COM16 COM16 COM16 COM16 COM17 COM16 COM17 COM16 COM17 COM18 COM17 COM18 COM18 COM18 COM18 COM18 COM18 COM18 COM19 COM20 COM30 CO	
COM9	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COM10	
COM11	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COM12	
COM13	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COM13	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COM14	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COM15	\
COM16	\
COM17  COM18  L L L L L L L L L L L L L L L L L L	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COM18	↓ ↓ ↓ ↓ ↓
COM19	↓ ↓ ↓ ↓ ↓
COM20	↓ ↓ ↓ ↓
COM21	↓ ↓ ↓
COM22	<b>↓</b>
COM23	J.
COM23	Ţ
COM24	Ţ
COM25	
COM26	
COM27	1
COM28	
COM29	<u> </u>
COM30	↓
COM31	<b>1</b>
COM32	1
COM32	1
COM33	1
COM34	i
COM35	Ţ
COM36         ↓ <td><b>*</b></td>	<b>*</b>
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
COM38	<b>1</b>
	Ļ
COM39	1
	<b>↓</b>
COM40	Ţ
COM41	Ţ
COM42	i
COM43	i i
COM44	Ť
COM45	<u> </u>
COM46	1
COM47	↓
COM48	1
COM49	1
COM50	j
COM51	Ť
COM52	1
COM53	<u> </u>
COM54	Ļ
COM55	↓
COM56	1
COM57	1
COM58	į.
COM59	Ĭ
COM60	Ť
COM61	Ť
COM62	<u> </u>
COM63	<b>.</b>
COM64	1
COM65	<b>↓</b>
COM66	
COM67	<b>↓</b>
COM68	
	Ţ
COM69	<b>1</b>
COM70	<b>1 1 1</b>
COM71	↓ ↓ ↓
COM72	<b>1 1 1</b>
	↓ ↓ ↓
	↓ ↓ ↓ √ 79
COM73	↓ ↓ ↓ 79 0 ↓
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	↓ ↓ ↓ 79 0 ↓
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	↓ ↓ ↓ 79 0 ↓ ↓
COM73	1

Fig 24 Relation between Row address and Common Driver (1)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address NOTE2) Segment waveforms for 81<sup>st</sup> COM timing are the same as for 80<sup>th</sup> COM timing (Row address "79").



## (18-2) SHIFT=0, Initial Display Line "0", Duty Cycle Ratio "1/13"

			SHIFT=0, [	DS3-0=(1.0	).0.1). LA6	S-LA0=(0.0	.0.0.0.0.0)	. DSE=0			
SC3 - SC0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
COM0	0										8
COM1	1										1
COM2	1										1
COM3	<b>→</b>					ļ		ļ			11
COM4	<b>+</b>	0									
COM5	<u></u>	<u> </u>									
COM6 COM7	<u>↓</u>	<b>-</b> -									
COM7	<u></u>	<b>1</b>	0								
COM9	<u> </u>	Ť	J.								
COM10	Ť	Ť	Ť								
COM11	11	Ĭ	Ĭ								
COM12		ì	i								
COM13		Į.	1								
COM14		1	1								
COM15		11	Ţ								
COM16			1	0							
COM17			Ļ	Ļ							
COM18			<b>↓</b>	<u> </u>							
COM19		-	11	<b>+</b>		<del>                                     </del>		<del>                                     </del>			
COM20 COM21				<u></u>							
COM21		l		<u></u>		1		1			
COM22 COM23		1		<b>1</b>		1		1			
COM24				<b>1</b>	0	1		<del>                                     </del>			
COM25		1		Ť	j			1			
COM26				Ť	Ť						
COM27		İ		11	Ĭ	İ		İ			
COM28					į.						
COM29					<b>→</b>						
COM30					1						
COM31					<b>↓</b>						
COM32					<b>↓</b>	0					
COM33					<b>+</b>	<u> </u>					
COM34					<b>↓</b>	. ↓					
COM35					11	Ļ					
COM36						<u> </u>					
COM37 COM38						<b>+</b>					
						<u> </u>					
COM39 COM40						<b>—</b>	0				
COM41						<b>1</b>	J				
COM42						Ť	Ĭ				
COM43						11	Ť				
COM44							ĭ				
COM45							Ĭ				
COM46							1				
COM47							1				
COM48							<b>↓</b>	0			
COM49							↓	1			
COM50							<b>1</b>	Ļ			
COM51							11	<b>1</b>			
COM52								<u> </u>			
COM53		-				<del>                                     </del>		↓			
COM54 COM55								<b>-</b>			
COM55 COM56		-				-		<b>1</b>	0		
COM57		1				1		<b>1</b>	J		
COM58						<del> </del>		1	, i		
COM59								11	Ť		
COM60		1				1		<del>                                     </del>	Ť		
COM61									Ť		
COM62		İ				İ		İ	Ĭ		
COM63		İ				İ		İ	Ĭ		
COM64									į.	0	
COM65									↓	<b>↓</b>	
COM66									Ţ	Ţ	
COM67									11	<b>1</b>	
COM68										<b>.</b>	
COM69										Ļ	
COM70										<u></u>	
COM71										<b>→</b>	
COM72										<u></u>	0
COM73		-									<u> </u>
COM74		-				<del>                                     </del>		<del>                                     </del>		↓ 11	<b>+</b>
COM75 COM76		-				<del>                                     </del>		<del>                                     </del>		п	<b>+</b>
COM76 COM77						-		-			<b>1</b>
COM78		1				1		1			<b>1</b>
COM78		1				1		1			7
13 <sup>th</sup> COM Timing	11	11	11	11	11	11	11	11	11	11	11
13 COM HIHING	- "		- 1	- "	- 1						

Fig 25 Relation between Row address and Common Driver (2)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address NOTE2) Segment waveforms for 13<sup>th</sup> COM timing are the same as for 12<sup>th</sup> COM timing (Row address "11").

## (18-3) SHIFT=1, Initial Display Line "0", Duty Cycle Ratio "1/81"

		,	SHIFT=1, [	DS3-0=(0,0	0,0,0), LA6	6-LA0=(0,0	),0,0,0,0,0)	, DSE=0			
SC3 - SC0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
COMO	79	75	71	63	55	47	39	31	23	15	7
COM1	<u>↑</u>	1	1	<u> </u>	<u>↑</u>	1	<u> </u>	<u></u>	<u></u>	1	<u>↑</u>
COM2	1	1	1	<u> </u>	1	1	<u> </u>	1	<u> </u>	1	<u> </u>
COM3	1	1	1	1	1	1	1	1	1	1	1
COM4	1	1	1	1	1	1	1	1	1	1	1
COM5	1	1	1	1	1	1	1	1	1	1	1
COM6	Ť	<u>†</u>	Ť	<u> </u>	<u>†</u>	<u>†</u>	Ť	Ť	Ť	Ť	Ť
COM7	1	1	1	<u> </u>	<b>↑</b>	1	1	1	<b>↑</b>	1	0
COM8	1	1	1	1	1	1	1	1	1	1	79
COM9	1	1	1	1	1	1	1	1	1	1	1
COM10	1	1	1	1	1	1	Ť	1	1	1	1
COM11	1	1	1	1	1	1	1	<b>†</b>	1	1	1
COM12	i i	<u> </u>	Ť	<u> </u>	i i	<del>i</del>	Ť	i i	†	<del>`</del>	i i
COM13	1	1	1	1	1	1	1	1	1	1	1
COM14	1	1	1	1	1	1	1	1	1	1	1
COM15	1	1	1	1	1	1	1	1	1	0	1
COM16	1	1	1	1	1	1	1	1	1	79	1
COM17	1	1	1	1	1	1	1	1	1	1	1
COM18	<u> </u>	<u>†</u>	Ť	Ť	<u> </u>	Ť	<b>†</b>	Ť	<u>†</u>	Ť	<u>†</u>
COM19	<u>↑</u>	1	<u>↑</u>	1	1	1	<u>↑</u>	<u>↑</u>	1	1	<u>↑</u>
COM20	1	1	1	1	1	1	1	1	1	1	1
COM21	1	1	1	1	1	1	1	1	1	1	1
COM22	1	1	1	1	1	1	1	1	1	1	1
COM23	<b>†</b>	<u> </u>	Ť	<u> </u>	Ť	<u>†</u>	†	Ť	0	Ť	i i
COM24	<u> </u>	<del>                                     </del>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	79	<u> </u>	<u> </u>
COM25	1	1	1	1	1	1	<u> </u>	1	<u> </u>	1	1
COM26	1	1	1	1	1	1	1	1	1	1	1
COM27	1	1	1	1	1	1	1	1	1	1	1
COM28	1	Ť	1	1	1	Ť	<b>†</b>	<u>†</u>	1	1	Ť
COM29	<b>†</b>	<u> </u>	Ť	<u> </u>	<b>†</b>	<u> </u>	<b>†</b>	<u> </u>	<u>†</u>	<u>†</u>	<u>†</u>
COM30	1	1	1	<u> </u>	1	1	<u> </u>	1	<u> </u>	1	1
COM31	1	1	1	1	1	1	1	0	1	1	1
COM32	1	1	1	1	1	1	1	79	1	1	1
COM33	Ť	i i	Ť	<u>†</u>	Ť	i i	Ť	1	†	Ť	Ť
COM34	<u>†</u>	<b>†</b>	Ť	<u> </u>	<u>†</u>	<u>†</u>	<b>†</b>	<u>†</u>	†	<u>†</u>	Ť
COM35	<b>1</b>	1	1	1	1	1	<b>↑</b>	1	Ţ.	1	1
COM36	1	1	1	1	1	1	1	1	1	1	1
COM37	1	1	1	1	1	1	1	1	1	1	1
COM38	1	1	1	1	1	1	1	1	1	1	1
COM39	Ť	<u> </u>	Ť	<u> </u>	Ť	i i	0	Ť	†	Ť	Ť
COM40	<u>↑</u>	1	1	1	1	1	79	Ţ.	Ţ.	1	1
COM41	1	1	1	1	1	1	1	1	1	1	1
COM42	1	1	1	1	1	1	1	1	1	1	1
COM43	1	1	1	1	1	1	1	1	1	1	1
COM44	<b>†</b>	<b>†</b>	1	1	1	<b>†</b>	<b>†</b>	<b>†</b>	<b>†</b>	<b>†</b>	1
COM45	1	1	1	<u>↑</u>	<u>↑</u>	1	<u> </u>	1	<u> </u>	1	1
COM46	1	1	1	1	1	1	1	1	1	1	1
COM47	1	1	1	1	1	0	1	1	1	1	1
COM48	1	1	1	1	1	79	Î	1	Ť	1	1
COM49	Ť	<u>†</u>	Ť	1	Ť	1	Ť	Ť	Ť	Ť	1
COM50	<b>†</b>	<u> </u>	<b>†</b>	<u> </u>	<b>†</b>	<b>†</b>	Ť	†	Ť	<b>†</b>	Ť
COM51	1	1	1	1	1	1	1	1	1	1	1
COM52	1	1	1	1	1	1	1	1	1	1	1
COM53	1	1	1	1	1	1	1	1	1	1	1
COM54	1	1	1	1	1	1	1	1	1	1	1
COM55	<u> </u>	<u> </u>	Ť	<u>†</u>	0	Ť	<b>†</b>	<u>†</u>	Ť	<u>†</u>	Ť
COM56	<u> </u>	<u> </u>	<u>†</u>	<u> </u>		<u> </u>					
					79						
COM57	1								1	1	1
COM58		1	1	<u> </u>	1	1	1	1			
	1	<u> </u>	Ť	T	1	↑ ↑	↑ ↑	↑ ↑	1	1	1
COM59	<u>↑</u>								↑ ↑	<u>↑</u>	↑ ↑
		Ť	<u>†</u>	1	↑ ↑	Ť	1	Ť			1
COM60	↑ ↑	↑ ↑	† †	† † †	↑ ↑	† †	↑ ↑	† †	↑ ↑	↑ ↑	<b>↑</b>
COM60 COM61	↑ ↑	↑ ↑ ↑	† † †	↑ ↑ ↑	↑ ↑ ↑	↑ ↑ ↑	↑ ↑ ↑	↑ ↑	† †	↑ ↑	† †
COM60 COM61 COM62	↑ ↑	↑ ↑	† †	† † †	↑ ↑ ↑						
COM60 COM61 COM62 COM63	↑ ↑	↑ ↑ ↑	† † †	↑ ↑ ↑	↑ ↑ ↑	↑ ↑ ↑	↑ ↑ ↑	↑ ↑	† †	↑ ↑	† †
COM60 COM61 COM62	↑ ↑	↑ ↑ ↑	† † †	† † †	↑ ↑ ↑						
COM60 COM61 COM62 COM63 COM64	↑ ↑ ↑	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	↑ ↑ ↑	↑ ↑ ↑ ↑	↑ ↑ ↑
COM60 COM61 COM62 COM63 COM64 COM65	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	↑ ↑ ↑ ↑
COM60 COM61 COM62 COM63 COM64 COM65	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66 COM67	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM67 COM68	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66 COM66 COM67 COM68 COM69	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM62 COM63 COM64 COM65 COM66 COM67 COM68 COM69 COM70	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66 COM66 COM66 COM69 COM70 COM71 COM72	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM62 COM63 COM64 COM65 COM66 COM67 COM68 COM69 COM70	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66 COM66 COM66 COM69 COM70 COM71 COM72	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM67 COM68 COM69 COM70 COM71 COM72 COM73	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM63 COM65 COM66 COM66 COM66 COM69 COM71 COM71 COM72 COM73 COM74 COM75	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66 COM67 COM68 COM67 COM70 COM71 COM71 COM72 COM73 COM74 COM75 COM75	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †		† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	
COM60 COM61 COM62 COM62 COM63 COM65 COM65 COM66 COM67 COM68 COM70 COM71 COM72 COM73 COM74 COM75 COM76 COM76 COM76 COM77	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66 COM67 COM68 COM67 COM70 COM71 COM71 COM72 COM73 COM74 COM75 COM75	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †		† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM62 COM63 COM64 COM65 COM66 COM67 COM68 COM70 COM71 COM72 COM73 COM74 COM75 COM76 COM76 COM76 COM776 COM776 COM776	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †
COM60 COM61 COM62 COM63 COM64 COM65 COM66 COM66 COM66 COM69 COM71 COM72 COM71 COM72 COM73 COM74 COM75 COM76 COM76 COM76 COM77	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †		† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	† † † † † † † † † † † † † † † † † † †	

Fig 26 Relation between Row address and Common Driver (3)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address NOTE2) Segment waveforms for 81<sup>st</sup> COM timing are the same as for 80<sup>th</sup> COM timing (Row address "79").



## (18-4) SHIFT=0, Initial Display Line "5", Duty Cycle Ratio "1/81"

SHIFT=0, DS3-0=(0,0,0,0), LA6-LA0=(0,0,0,0,1,0,1), DSE=0											
SC3 - SC0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
COM0	5	1	77	69	61	53	45	37	29	21	13
COM1	<b>↓</b>	<b>↓</b>	78	<b>→</b>	<b>↓</b>	<b>↓</b>	<b>↓</b>	<b>↓</b>	<b>→</b>	<b>→</b>	1
COM2	<b>↓</b>	<b>↓</b>	79	<b>→</b>	<b>→</b>	<b>↓</b>	<b>↓</b>	<b>↓</b>	<b>→</b>	<b>→</b>	1
COM3	Į.	↓	0	<b>.</b>	Ļ	Į.	Ļ	Ļ	Ļ	Ļ	<b>↓</b>
COM4	Ļ	5	. ↓	<u> </u>	Ļ	<u> </u>	Ļ	Ļ	<u> </u>	Ļ	ļ.
COM5 COM6	<u> </u>	<u> </u>	<u> </u>	<del> </del>	<u> </u>	<u> </u>	ļ	<u> </u>	<b>+</b>	<u> </u>	+
COM6 COM7	<b>+</b>	<b>-</b>	<b>+</b>		<del> </del>	<b>+</b>	<b>↓</b>	<b></b>	<u> </u>	<u></u>	+
COM7	1	<b>1</b>	5 ↓	<u></u>	<u></u>	<b>1</b>	1	<b>1</b>	1	<del> </del>	<u>T</u>
COM9	Ť	Ţ	Ţ	1	1	i i	1	T T		Ť	1
COM10	Ĭ.	ľ	Ţ	79	Ť	Ť	ı.	ı.	ı.	Ť	Ĭ.
COM11	Ĭ	Ĭ	ì	0	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ
COM12	Ĭ	ĭ	Ĭ	1	Ĭ	ĭ	Ĭ	ĭ	Ĭ	Ĭ	ĭ
COM13	Ĭ	Ĭ	ì	ì	Ĭ	ì	Ĭ	Ĭ	j	Ĭ	Ĭ
COM14	1	1	1	<b>→</b>	<b>→</b>	1	1	1	1	<b>→</b>	1
COM15	1	1	1	<b>↓</b>	<b>↓</b>	↓	1	Ţ	$\downarrow$	1	↓
COM16	<b>↓</b>	<b>↓</b>	<b>↓</b>	5	<b>→</b>	<b>→</b>	<b>↓</b>	<b>↓</b>	<b>→</b>	<b>→</b>	<b>↓</b>
COM17	<b>1</b>	↓	1	1	1	<b>↓</b>	ļ	<b>↓</b>	<b>↓</b>	<b>↓</b>	1
COM18	↓	Į.	↓	1	79	. ↓	↓ ·	Į.	<b>↓</b>	. ↓	. ↓
COM19	Ļ	Ļ	Į.	<u></u>	0	<u> </u>	ļ .	ļ.	Ļ	Ļ	Ļ
COM20	<u> </u>	ļ	<u> </u>	<u></u>	<u></u>	<u> </u>	<u> </u>	<u> </u>	<b>.</b>	<u> </u>	<u> </u>
COM21	<b>.</b>	<b>-</b> -	<b>+</b>		<u></u>	<b>.</b>	<b></b>	<b>-</b>	<b>.</b>	+	<u> </u>
COM22	<b>+</b>	ļ	<b>+</b>		<u>↑</u>	<b>+</b>	<b>.</b>	<b>-</b>	<b>+</b>	<u></u>	<u> </u>
COM23 COM24	1	<u>↓</u>	1	<u>↓</u>	5	<b>+</b>		<u>↓</u>		<u></u>	1
COM24 COM25	<u> </u>	<b>1</b>	1	<del></del>	. ↓	<b>↓</b>	<b>1</b>	<b>1</b>	Ť	<b>1</b>	<u> </u>
COM26	<u> </u>	<b>*</b>	1	<del>-                                    </del>	<u></u>	79	<u> </u>	<b>*</b>	<u> </u>	<u></u>	<b>*</b>
COM27	<b>*</b>	, t	1	1	<b>*</b>	0	Ť	T T	1	Ť	*
COM28	Ť	*	Ţ	<u> </u>	Ť	ĭ	Ť	T T	Ĭ	<b>*</b>	Ť
COM29	Ĭ	Ť	Ĭ	Ť	Ť	Ť	Ť	Ť	Ĭ	Ť	ĭ
COM30	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	ĭ	ĭ	Ĭ	Ĭ	ĭ
COM31	j	Ĭ	Ì	Ì	j	ì	Ĭ	Ĭ	j	Ĭ	Ĭ
COM32	1	1	1	1	<b>1</b>	5	<b>↓</b>	1	<b>↓</b>	1	↓
COM33	<b>1</b>	<b>↓</b>	1	<b>→</b>	<b>J</b>	↓	<b>→</b>	↓	<b>↓</b>	<b>→</b>	↓
COM34	1	1	1	<b>→</b>	1	1	79	1	<b>↓</b>	<b>↓</b>	Ţ
COM35	<b>1</b>	↓	1	<b>→</b>	<b>→</b>	<b>↓</b>	0	<b>↓</b>	<b>↓</b>	<b>→</b>	<b>↓</b>
COM36	<b>1</b>	Ţ	1	Ţ	1	1	Ţ	Ţ	Ţ	Ţ	Ţ
COM37	<b>1</b>	↓	1	1	1	1	. ↓	↓	<b>↓</b>	<b>↓</b>	Ţ
COM38	↓	↓	1	<b>1</b>	. ↓	↓	↓	↓ ·	<b>↓</b>	. ↓	<b>1</b>
COM39	Ļ	. ↓	Ļ	<b>+</b>	Ļ	Ļ	↓	Ļ	<b>.</b>	Ļ	<u> </u>
COM40	<u> </u>	<u> </u>	<u> </u>	<u></u>	<u> </u>	<u> </u>	5	<u> </u>	<b>.</b>	<u> </u>	<u> </u>
COM41 COM42	<u> </u>	ļ	<u> </u>	<del> </del>	<u> </u>	<u> </u>	<u> </u>	↓ 70	<b>.</b>	<u> </u>	<u> </u>
COM42	<b>+</b>	<b>.</b>	1		<u></u>	<u> </u>	<b>.</b>	79 0		<u></u>	<u> </u>
COM44	<b>1</b>	<b>↓</b>	1	<u></u>	<b>+</b>	<b>1</b>	<b>↓</b>	j i	i i	<u>↓</u>	<b>1</b>
COM45	Ť	Ť	1	<u> </u>	<u> </u>	<b>1</b>	Ť	<b>*</b>	<b>*</b>	<b>*</b>	<b>*</b>
COM46	ĭ	ĭ	Ţ	Ĭ	ĭ	Ť	ĭ	ĭ	Ţ	Ĭ	Ĭ
COM47	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ
COM48	j	ĭ	ì	ì	Ĭ	Ĭ	ĭ	5	Ĭ	Ĭ	Ĭ
COM49	i	Ĭ	į	i	i	Ĭ	Ĭ	↓	Ì	Ĭ	Ĭ
COM50	1	1	1	<b>→</b>	<b>→</b>	Ţ	1	Į.	79	<b>→</b>	Ţ
COM51	Ţ	Ţ	Ţ	<b>→</b>	Ţ	Ţ	Ţ	Ţ	0	Ţ	Ţ
COM52	1	Ţ	1	1	1	Ţ	↓	Ţ	↓ ·	Ţ	Ţ
COM53	1	1	1	<b>↓</b>	1	↓	↓ ·	↓	<b>↓</b>	ļ	Ţ
COM54	<b>1</b>	↓	<b>↓</b>	<b>→</b>	<b>.</b>	<b>↓</b>	↓	↓	<b>→</b>	↓	<b>.</b>
COM55	. ↓	Ļ	<b>.</b>	<u></u>	<u></u>	<u> </u>	Ļ	Ļ	↓	Ļ	Ļ
COM56	<u> </u>	<u> </u>	<u> </u>	<u></u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	5	<u> </u>	<u> </u>
COM57 COM58	<b>+</b>	<b>+</b>	<b>+</b>		<u></u>	<b>+</b>	<b>.</b>	<b>+</b>	<b>.</b>	↓ 70	<u> </u>
COM58 COM59	<b>+</b>	<b>+</b>	<b>+</b>			<b>+</b>	<b>—</b>	<b>—</b>	<b>+</b>	79	<b>+</b>
COM59 COM60		<u>↑</u>	1	1	<u></u>	<b>1</b>	<u></u>	<u> </u>	<u>↑</u>	0 ↓	<u> </u>
COM60	<u> </u>	<b>*</b>	1	<del></del>		1	<u></u>	<b>*</b>	i i	<u></u>	Ţ
COM62	1	1	1	<u> </u>	<u></u>	1	1	<b>*</b>	1	<u></u>	<b>*</b>
COM62	<b>*</b>	<b>*</b>	1	<del>-                                    </del>	<u></u>	<b>1</b>	, i	<b>*</b>	1	<b>*</b>	1
COM64	Ť	i i	1	1	1	i i	1	<b>*</b>	1	5	Ť.
COM65	ĭ	ĭ	Ĭ	Ť	ĭ	Ť	ĭ	ĭ	ĭ	Ţ	ľ
COM66	Ĭ	Ĭ	Ĭ	Ť	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	Ĭ	79
COM67	i	Ĭ	i	i	Ĭ	i	ĭ	ĭ	Ĭ	Ĭ	0
COM68	į.	j	į.	į.	į.	į.	į.	į.	j	j	1
COM69	į.	į.	į	<b>.</b>	į.	į.	į.	į.	j	J	į.
COM70	1	1	1	1	1	Ţ	↓	1	↓ ·	1	Ţ
COM71	↓ ·	↓	1	<b>↓</b>	. ↓	↓	. ↓	↓	<b>↓</b>	ļ	Ţ
COM72	<b>↓</b>	↓	1	<b>↓</b>	. ↓	↓	. ↓	↓	<b>↓</b>	ļ	5
COM73	1	Ļ	<b>.</b>	→.	<b>.</b>	. ↓	Ļ	Ļ	<b>+</b>	, ,	Į.
COM74	79	ļ .	Į.	<u></u>	Ļ	<u> </u>	Ļ	ļ.	<u> </u>	Ļ	<u> </u>
COM75	0	<u> </u>	<u> </u>	<u></u>	<u></u>	<u> </u>	Ļ	ļ.	<b>+</b>	<u> </u>	<u> </u>
COM76	<b>+</b>	<b>.</b>	<b>+</b>		<del> </del>	<b>.</b>	<b>.</b>	<b></b>	<b>+</b>	↓	,
COM77	<b>+</b>	↓ 79	<b>+</b>		<b>+</b>	<b>+</b>	<b>.</b>	<b>-</b>	<b>+</b>	<u>+</u>	<u> </u>
COM78 COM79	4	0	↓ 76	68	60	↓ 52	↓ 44	36	↓ 28	20	↓ 12
81 <sup>st</sup> COM Timing											
• al COM liming	4	4	4	4	4	4	4	4	4	4	4

Fig 27 Relation between Row address and Common Driver (4)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address NOTE2) Segment waveforms for 81<sup>st</sup> COM timing are the same as for 80<sup>th</sup> COM timing (Row address "79").

### (18-5) SHIFT=0, Initial Display Line "0", Duty Cycle Ratio "1/81", Duty-1 ON





Fig 28 Relation between Row address and Common Driver (5)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address



### (19) TYPICAL INSTRUCTION SEQUENCES

### (19-1) Initialization Sequence in Using Internal LCD Power Supply



NOTE1) If different power sources are applied to the  $V_{DD}$  and the  $V_{EE}$ , turn on the  $V_{DD}$  first.

NOTE2) Wait until the  $V_{DD}$  and  $V_{EE}$  are stabilized.


NOTE3) Wait 10 [us] or more.

NOTE4) Wait until the V<sub>OUT</sub> is stabilized.

NOTE5) Wait until the V<sub>LCD</sub> and V<sub>1</sub>-V<sub>4</sub> are stabilized.



### (19-2) Initialization Sequence in Using External LCD Power Supply




NOTE1) Wait until the V<sub>DD</sub> is stabilized.

NOTE2) Wait 10 [us] or more.

NOTE3) Wait until the external LCD power supply (V<sub>OUT</sub>, V<sub>LCD</sub>, V<sub>1</sub>-V<sub>4</sub>) are stabilized.



### (19-3) Display Data Write Sequence





### (19-4) Partial Display Sequence


Optional Status	Instruction Code	Setting (Example)
	$oxed{D_7} oxed{D_6} oxed{D_5} oxed{D_4} oxed{D_3} oxed{D_2} oxed{D_1} oxed{D_0}$	
INSTRUCTION TABLE SELECT	1 1 1 1 0 0 0 0	- Instruction Table Select (0,0,0)
Display Control (1)	1 0 0 0 0 0 0 0 0	- Display OFF
Power Control	1 0 1 1 0 0 1 0	- Voltage Converter OFF
Power Control	1 0 1 1 0 0 0 0	- Voltage Booster OFF
WAIT (NOTE1)		
Display Setting		
Duty Cycle Ratio	1 1 0 0 0 1 1 0	- 1/33 Duty
Initial Display Line (Lower)	0 1 0 0 0 0 0 0	- Initial Display Line (00)H
Initial Display Line (Upper)	0 1 0 1 * 0 0 0	- Illitial Display Ellic (00)11
INSTRUCTION TABLE SELECT	1 1 1 1 0 1 0 0	- Instruction Table Select (1,0,0)
Initial COM	0 1 1 0 0 0 0 0	- Initial COM: COM0
Power Setting		
EVR Control (Upper)	1 0 1 1 * 0 1 1	
EVR Control (Lower)	1 0 1 0 1 1 0 0	- M=60
INSTRUCTION TABLE SELECT	1 1 1 1 0 0 0 0	- Instruction Table Select (0,0,0)
Boost Level	1 1 0 1 * 0 1 0	- 3-times Booster
LCD Bias Ratio	1 1 1 0 * 1 0 0	- 1/5 Bias
Power Control		- Voltage Booster ON
WAIT (NOTE2)		
`  ´		
Power Control	1 0 1 1 1 0 1 0	- Voltage Converter ON
WAIT (NOTE3)		
Display Control (1)	1 0 0 0 0 0 0 1	- Display ON
 END		

NOTE1) Wait until the voltage booster is completely turned off. Make sure what is the wait time in the particular application. NOTE2) Wait until the  $V_{\text{OUT}}$  is stabilized.

NOTE3) Wait until the  $V_{LCD}$  and  $V_1$ - $V_4$  are stabilized.



### (19-5) Power OFF Sequence



NOTE) Wait until the Discharge is completed.

### ■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITION	TERMINAL	RATING	UNIT
Supply Voltage (1)	$V_{DD}$		$V_{DD}$	-0.3 to +4.0	V
Supply Voltage (2)	$V_{EE}$		$V_{EE}$	-0.3 to +4.0	V
Supply Voltage (3)	$V_{OUT}$	V <sub>SS</sub> =0V	$V_{OUT}$	-0.3 to +19.0	V
Supply Voltage (4)	$V_{REG}$	V <sub>SSH</sub> =0V	$V_{REG}$	-0.3 to +19.0	V
Supply Voltage (5)	$V_{LCD}$	Ta = +25°C	$V_{LCD}$	-0.3 to +19.0	V
Supply Voltage (6)	$V_1, V_2, V_3, V_4$		$V_1, V_2, V_3, V_4$	$-0.3$ to $V_{LCD} + 0.3$	V
Input Voltage	$V_{I}$		*1	$-0.3$ to $V_{DD} + 0.3$	V
Storage Temperature	Tstg		·	-45 to +125	°C

NOTE1) D<sub>0</sub> to D<sub>15</sub>, CSb, RS, RDb, WRb, OSC1, RESb, TEST1, and TEST2

NOTE2) To stabilize the LSI operation, place decoupling capacitors between V<sub>DD</sub> and V<sub>SS</sub> and between V<sub>EE</sub> and V<sub>SSH</sub>.

### ■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TERMINAL	MIN	TYP	MAX	UNIT	NOTE
	$V_{DD1}$	$V_{DD}$	1.7		3.3	V	1
Supply Voltage	$V_{DD2}$	עט י	2.4		3.3	V	2
	$V_{EE}$	$V_{EE}$	2.4		3.3	V	3
	$V_{LCD}$	$V_{LCD}$	5		18.0	V	4
Operating Voltage	$V_{OUT}$	$V_{OUT}$			18.0	V	
Operating Voltage	$V_{REG}$	$V_{REG}$			$V_{OUT} \times 0.9$	V	
	$V_{REF}$	$V_{REF}$	2.1		3.3	V	5
Operating Temperature	Topr		-30		85	°C	

NOTE1) Applied to the condition when the reference voltage generator is not used.

NOTE2) Applied to the condition when the reference voltage generator is used.

NOTE3) Applied to the condition when the voltage booster is used.

NOTE4) The following relation among the LCD bias voltages must be maintained.

V<sub>SSH</sub><V<sub>4</sub><V<sub>3</sub><V<sub>2</sub><V<sub>1</sub><V<sub>LCD</sub><V<sub>OUT</sub>

NOTE5) Relation:  $V_{\text{REF}} < V_{\text{EE}}$  must be maintained.



### **■ DC CHARACTERISTICS**

 $V_{SS}$ =0V,  $V_{SSH}$ =0V,  $V_{DD}$ =+1.7 to +3.3V, Ta=-30 to +85°C

	0)/84			V <sub>SS</sub> -UV, V <sub>SS</sub>	SH=UV, V <sub>DD</sub> =+1	1.7 10 13.50, 1	1000	
PARAMETER	SYM BOL	CONDI	TION	MIN	TYP	MAX	UNIT	NOTE
"H" Level Input Voltage	$V_{IH}$			$0.8 V_{DD}$		$V_{DD}$	V	1
"L" Level Input Voltage	$V_{IL}$			0		$0.2V_{DD}$	V	1
"H" Level Output Voltage	$V_{OH1}$	$I_{OH} = -0.4 \text{mA}$		V <sub>DD</sub> - 0.4			V	2
"L" Level Output Voltage	V <sub>OL1</sub>	$I_{OL} = 0.4 \text{mA}$				0.4	V	2
"H" Level Output Voltage	$V_{OH2}$	$I_{OH} = -0.1 \text{mA}$		V <sub>DD</sub> - 0.4			V	3
"L" Level Output Voltage	$V_{OL2}$	$I_{OL} = 0.1 \text{mA}$		-10		0.4	V	3
Input Leakage Current	ILI	$V_I = V_{SS}$ or $V_{DD}$				10	μΑ	4
Output Leakage Current	I <sub>LO</sub>	$V_I = V_{SS}$ or $V_{DD}$		-10		10	μΑ	5
Driver ON-resistance	В		$V_{LCD} = 10V$		1	1 2	1.0	6
Driver ON-resistance	R <sub>ON1</sub>	$ \Delta V_{ON}  = 0.5V$	V <sub>LCD</sub> = 6V		2	4	kΩ	0
Stand-by Current	I <sub>STB</sub>	CSb=V <sub>DD</sub> , Ta=25°C	V <sub>DD</sub> = 3V			15	μА	7
Ossillation Francisco	f <sub>OSC1</sub>	V <sub>DD</sub> = 3V		309	377	445		8
Oscillation Frequency	f <sub>OSC2</sub>	Ta = 25°C			85	101	kHz	9
Using Internal Resistor	f <sub>OSC3</sub>	ia = 25°C		10	12.2	14.4	1	10
	f <sub>r1</sub>	Rf=24kΩ	Rf=24kΩ		382			
Oscillation Frequency	f <sub>r2</sub>	Rf=120kΩ			84		kHz	11
Using External Resistor	f <sub>r3</sub>	Rf=820kΩ			12.8			
Voltage Booster		N-time boost (N:	=2 to 6)	(N x V <sub>EE</sub> )				
Output Voltage	V <sub>OUT</sub>	RL = $500k\Omega$ (V <sub>O</sub>		x 0.95			V	12
		$V_{DD} = 3V$ , 6-time		X 0.00				
Operating Current (1)	I <sub>DD1</sub>	All pixels ON			760	1140		
0 " 0 1(0)		$V_{DD}$ = 3V, 6-time	boost		000	4.400		
Operating Current (2)	I <sub>DD2</sub>	Checker flag dis			930	1400		
0 1: 0 1:0		$V_{DD}$ = 3V, 5-time			500	700		
Operating Current (3)	I <sub>DD3</sub>	All pixels ON			520	780		40
Operation Comment (4)		$V_{DD}$ = 3V, 5-time	boost		650	000	μΑ	13
Operating Current (4)	I <sub>DD4</sub>	Checker flag dis			650	980		
Operation Compant (F)		$V_{DD} = 3V$ , 4-time			200	540		
Operating Current (5)	I <sub>DD5</sub>	All pixels ON			360	540		
Operating Current (6)		$V_{DD}$ = 3V, 4-time	boost		450	680		
Operating Current (6)	I <sub>DD6</sub>	Checker flag dis	play		450	680		
V <sub>BA</sub> Output Voltage	V <sub>BA</sub>	V <sub>EE</sub> = 2.4 to 3.3\	1	(0.9 V <sub>EE</sub> )	0.9 V <sub>EE</sub>	(0.9 V <sub>EE</sub> )	V	14
VBA Output Voltage	V <sub>BA</sub>	VEE = 2.4 (0 3.3)	/	x 0.98	U.9 VEE	x 1.02	V	14
		V <sub>EE</sub> = 2.4 to 3.3\		(V <sub>REF</sub> x N)		(\/ v N)		
V <sub>REG</sub> Output Voltage	$V_{REG}$	$V_{REF} = 0.9 \times V_{EE}$		x 0.97	(V <sub>REF</sub> x N)	(V <sub>REF</sub> x N) x 1.03	V	15
		N-time boost (N=	=2 to 6)	X 0.91		X 1.05		
	$V_2$			-100	0	+100		
	V <sub>3</sub>	7		-100	0	+100		
LCD Bias Voltages	V <sub>D12</sub>			-30	0	+30	mV	16
	V <sub>D34</sub>	1		-30	0	+30	1	
	V <sub>D24</sub>	1		-30	0	+30	1	
	V D24	I.				. 50		1



### ■ OSCILLATION FREQUENCY AND FRAME FREQUENCY

OSCILLATOR	SYM		FRAME FREQUENCY (FLM)					
/EXTERNAL BOL		DISPLAY MODE	DUTY CYC 1/81-1/57	<dse=0> 1/17-1/13</dse=0>				
	f <sub>OSC1</sub>	Variable 8-/16-level Grayscale Mode	f <sub>osc</sub> / (62xD)	f <sub>OSC</sub> / (62xDx2)	f <sub>OSC</sub> / (62xDx4)			
Using Internal Oscillator	f <sub>OSC2</sub>	Fixed 8-level Grayscale Mode	f <sub>osc</sub> / (14xD)	f <sub>OSC</sub> / (14xDx2)	f <sub>osc</sub> / (14xDx4)			
	f <sub>OSC3</sub>	B&W Mode	f <sub>OSC</sub> / (2xD)	f <sub>OSC</sub> / (2xDx2)	f <sub>OSC</sub> / (2xDx4)			
	f <sub>CK1</sub>	Variable 8-/16-level Grayscale Mode	f <sub>CK</sub> / (62xD)	f <sub>CK</sub> / (62xDx2)	f <sub>CK</sub> / (62xDx4)			
Using External Clock	f <sub>CK2</sub>	Fixed 8-level Grayscale Mode	f <sub>CK</sub> / (14xD)	f <sub>CK</sub> / (14xDx2)	f <sub>CK</sub> / (14xDx4)			
	f <sub>CK3</sub>	B&W Mode	f <sub>CK</sub> / (2xD)	f <sub>CK</sub> / (2xDx2)	f <sub>CK</sub> / (2xDx4)			



NOTE1) D<sub>0</sub>-D<sub>15</sub>, CSb, RS, RDb, WRb, P/S, SEL68 and RESb

NOTE2) D<sub>0</sub>-D<sub>15</sub>

CL, FLM, FR and CLK NOTE3)

NOTE4) CSb, RS, SEL68, RDb, WRb, P/S, RESb and OSC1

NOTE5) D<sub>0</sub>-D<sub>15</sub> in high impedance

NOTE6) SEGA<sub>0</sub>-SEGA<sub>103</sub>, SEGB<sub>0</sub>-SEGB<sub>103</sub>, SEGC<sub>0</sub>-SEGC<sub>103</sub> and COM<sub>0</sub>-COM<sub>79</sub>

This parameter defines the resistance between each COM/SEG and each LCD bias (V<sub>LCD</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub>).

- 0.5V Difference / 1/9 LCD Bias

NOTE7)  $V_{\text{DD}}$ 

Oscillator is halted.

- CSb=1 (Disabled) / No-load on COM/SEG

NOTE8)

This parameter defines the oscillation frequency by using the internal resistor, in the Variable grayscale mode.

-(Rf2, Rf1, Rf0)=(0,0,0)

NOTE9)

This parameter defines the oscillation frequency by using the internal resistor, in the 8-level fixed grayscale mode.

- (Rf2, Rf1, Rf0)=(0,0,0)

NOTE10) CLK

This parameter defines the oscillation frequency by using the internal resistor, in the B&W mode.

- (Rf2, Rf1, Rf0)=(0,0,0)

NOTE11) OSC2

- V<sub>DD</sub>=3V / Ta=25°C

NOTE12) Vout

This parameter is applied to the condition that the internal LCD power supply and the internal oscillator are used.

- V<sub>EE</sub>=2.4V to 3.3V / EVR= (1,1,1,1,1,1,1) / 1/4 to 1/10 LCD Bias / 1/81 Duty Cycle / No-load on COM/SEG /

RL=500k $\Omega$  between V<sub>OUT</sub> and V<sub>SSH</sub> / CA1=CA2=1.0uF / CA3=0.1uF / DCON="1" / AMPON="1"

NOTE13) V<sub>SS</sub>, V<sub>SSH</sub>

This parameter is applied to the condition that the internal LCD power supply and the internal oscillator are used. - EVR= (1,1,1,1,1,1,1) / All Pixels ON or Checker Flag Display / No-load on COM/SEG / No-access from MPU /

V<sub>DD</sub>=V<sub>EE</sub> / V<sub>REF</sub>=0.9V<sub>EE</sub> / CA1=CA2=1.0uF / CA3=0.1uF / DCON="1" / AMPON="1" / NLIN="0" / 1/81 Duty cycle / Ta=25°C

NOTE14) V<sub>BA</sub>

- V<sub>BA</sub>=V<sub>REF</sub> / Boost Level (N)="1",/ DCON="0" / V<sub>OUT</sub>=13.5V

NOTE15) V<sub>REG</sub>

- Vee=2.4V to 3.3V / Vee=0.9Vee / VOUT=18V / 1/4 to 1/10 LCD bias ratio / 1/81 duty cycle / EVR=(1,1,1,1,1,1) / Checker flag display / No-load on COM/SEG / Boost Level (N)="2" to "6" / CA1=CA2=1.0uF / CA3=0.1uF /

DCON="0" / AMPON="1" / NLIN="0"

NOTE16)  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$ 

- VEE=3.0V / VREF=0.9VEE / VOUT=15V/ 1/4 to 1/10 LCD Bias / EVR= (1,1,1,1,1,1,1) / Display OFF / No-load on COM/SEG / Boost Level (N)="5" / CA1=CA2=1.0uF / CA3=0.1uF / DCON="0" / AMPON="1"

<b>(1)</b>	─_V <sub>LCD</sub>
♦ (2)	V <sub>1</sub>
	V <sub>2</sub>
(3)	$V_3$ $V_4$
♦ (4)	— V <sub>4</sub> ——V <sub>SSH</sub>
	v 550

V<sub>D12</sub>: (1)-(2) V<sub>D34</sub>: (3)-(4)


V<sub>D24</sub>: (2)-(4)

(VD24 is applied to the condition that VD12 and VD34 are

out of specifications.)

### **■ AC CHARACTERISTICS**

## (1) Write Operation (Parallel Interface / 80-series MPU)



(V<sub>DD</sub>=2.5 to 3.3V. Ta=-30 to +85°C)

					( - DD = - 0	0.0 v, 1a 00 to 100 0)
PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH8</sub> t <sub>AS8</sub>		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t <sub>CYC8</sub> t <sub>WRLW8</sub> t <sub>WRHW8</sub>		90 35 35		ns ns ns	WRb
Data setup time Data hold time	t <sub>DS8</sub> t <sub>DH8</sub>		30 5		ns ns	D <sub>0</sub> to D <sub>15</sub>

 $(V_{DD}=2.2 \text{ to } 2.5\text{V}, \text{Ta}=-30 \text{ to } +85^{\circ}\text{C})$ 

					( - DD = -= ++	72.04, 10 00 to 100 0)
PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH8</sub> t <sub>AS8</sub>		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	tcycs twrlws twrhws		160 70 70		ns ns ns	WRb
Data setup time Data hold time	t <sub>DS8</sub> t <sub>DH8</sub>		40 5		ns ns	D <sub>0</sub> to D <sub>15</sub>


 $(V_{DD}=1.7 \text{ to } 2.2V, Ta=-30 \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH8</sub> t <sub>AS8</sub>		0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	tcyc8 twrlw8 twrhw8		180 80 80		ns ns ns	WRb
Data setup time Data hold time	t <sub>DS8</sub> t <sub>DH8</sub>		70 10		ns ns	D <sub>0</sub> to D <sub>15</sub>

NOTE) Each timing is specified based on 20% and 80% of  $V_{DD}$ .



## (2) Read Operation (Parallel Interface / 80-series MPU)



 $(V_{DD}=2.5 \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$ 

					, 55	7 0.0 1, 1a. 00 to 00 0 <sub>1</sub>
PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH8</sub> t <sub>AS8</sub>		0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t <sub>CYC8</sub> t <sub>WRLR8</sub> t <sub>WRHR8</sub>		180 80 80		ns ns ns	RDb
Read Data delay time Read Data hold time	t <sub>RDD8</sub> t <sub>RDH8</sub>	CL=15pF	0	60	ns ns	D <sub>0</sub> to D <sub>15</sub>

 $(V_{DD}=2.2 \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$ 


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH8</sub> t <sub>AS8</sub>		0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t <sub>CYC8</sub> t <sub>WRLR8</sub> t <sub>WRHR8</sub>		180 80 80		ns ns ns	RDb
Read Data delay time Read Data hold time	t <sub>RDD8</sub> t <sub>RDH8</sub>	CL=15pF	0	60	ns ns	D <sub>0</sub> to D <sub>15</sub>

(V<sub>DD</sub>=1.7 to 2.2V, Ta=-30 to +85 $^{\circ}$ C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH8</sub>		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t <sub>CYC8</sub> t <sub>WRLR8</sub> t <sub>WRHR8</sub>		300 140 140		ns ns ns	RDb
Read Data delay time Read Data hold time	t <sub>RDD8</sub>	CL=15pF	0	130	ns ns	D <sub>0</sub> to D <sub>15</sub>

NOTE) Each timing is specified based on 20% and 80% of  $V_{\text{DD}}$ .

## (3) Write Operation (Parallel Interface / 68-series MPU)



 $(V_{DD}=2.5 \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH6</sub>		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t <sub>CYC6</sub> t <sub>ELW6</sub> t <sub>EHW6</sub>		90 35 35		ns ns ns	E
Data setup time Data hold time	t <sub>DS6</sub> t <sub>DH6</sub>		40 5		ns ns	D <sub>0</sub> to D <sub>15</sub>

 $(V_{DD}=2.2 \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH6</sub> t <sub>AS6</sub>		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t <sub>CYC6</sub> t <sub>ELW6</sub> t <sub>EHW6</sub>		160 70 70		ns ns ns	E
Data setup time Data hold time	t <sub>DS6</sub> t <sub>DH6</sub>		50 5		ns ns	D <sub>0</sub> to D <sub>15</sub>


 $(V_{DD}$ =1.7 to 2.2V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH6</sub> t <sub>AS6</sub>		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t <sub>CYC6</sub> t <sub>ELW6</sub> t <sub>EHW6</sub>		180 80 80		ns ns ns	E
Data setup time Data hold time	t <sub>DS6</sub> t <sub>DH6</sub>		70 10		ns ns	D <sub>0</sub> to D <sub>15</sub>

NOTE) Each timing is specified based on 20% and 80% of  $V_{DD}$ .



## (4) Read Operation (Parallel Interface / 68-series MPU)



 $(V_{DD}=2.5 \text{ to } 3.3 \text{V}, \text{Ta}=-30 \text{ to } +85^{\circ}\text{C})$ 

	( <b>v</b> Di	)-2.5 to 3.5	v, 1a=-30 to +65 C)			
PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>AH6</sub> t <sub>AS6</sub>		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	tcyc6 t <sub>ELR6</sub> t <sub>EHR6</sub>		180 80 80		ns ns ns	Е
Read Data delay time Read Data hold time	t <sub>RDD6</sub>	CL=15pF	0	70	ns ns	D <sub>0</sub> to D <sub>15</sub>

 $(V_{DD}=2.2 \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$ 


					(V <sub>DD</sub> =2.2 to 2.5 V, 1a=-30 to +85°C)			
PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL		
Address hold time Address setup time	t <sub>AH6</sub> t <sub>AS6</sub>		0 0		ns ns	CSb RS		
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t <sub>CYC6</sub> t <sub>ELR6</sub> t <sub>EHR6</sub>		180 80 80		ns ns ns	Е		
Read Data delay time Read Data hold time	t <sub>RDD6</sub> t <sub>RDH6</sub>	CL=15pF	0	70	ns ns	D <sub>0</sub> to D <sub>15</sub>		

 $(V_{DD}=1.7 \text{ to } 2.2V, Ta=-30 \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t <sub>ah6</sub> t <sub>as6</sub>		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	tcyc6 t <sub>ELR6</sub> t <sub>EHR6</sub>		300 140 140		ns ns ns	Ш
Read Data delay time Read Data hold time	t <sub>RDD6</sub> t <sub>RDH6</sub>	CL=15pF	0	130	ns ns	D <sub>0</sub> to D <sub>15</sub>

NOTE) Each timing is specified based on 20% and 80% of  $V_{DD}$ .

## (5) Write Operation (Serial Interface)



 $(V_{DD}=2.5 \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t <sub>CYCS</sub>		50		ns	
SCL "H" level pulse width	t <sub>SHW</sub>		20		ns	SCL
SCL "L" level pulse width	t <sub>SLW</sub>		20		ns	
Address setup time	t <sub>ASS</sub>		20		ns	RS
Address hold time	t <sub>AHS</sub>		20		ns	Ko
Data setup time	t <sub>DSS</sub>		20		ns	SDA
Data hold time	t <sub>DHS</sub>		20		ns	SDA
CSb – SCL time	tcss		20		ns	CCh
CSb hold time	t <sub>CSH</sub>		20		ns	CSb

 $(V_{DD}=2.2 \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$ 

						· · · · · · · · · · · · · · · · · · ·
PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle SCL "H" level pulse width SCL "L" level pulse width	t <sub>CYCS</sub> t <sub>SHW</sub> t <sub>SLW</sub>		50 20 20		ns ns ns	SCL
Address setup time Address hold time	tass tahs		20 20		ns ns	RS
Data setup time Data hold time	t <sub>DSS</sub> t <sub>DHS</sub>		20 20		ns ns	SDA
CSb – SCL time CSb hold time	t <sub>css</sub> t <sub>csн</sub>		20 20		ns ns	CSb

 $(V_{DD}=1.7 \text{ to } 2.2V, Ta=-30 \text{ to } +85^{\circ}C)$ 


Ver.2004-06-25

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t <sub>CYCS</sub>		80		ns	
SCL "H" level pulse width	t <sub>SHW</sub>		35		ns	SCL
SCL "L" level pulse width	t <sub>SLW</sub>		35		ns	
Address setup time	t <sub>ASS</sub>		35		ns	RS
Address hold time	t <sub>AHS</sub>		35		ns	Ro
Data setup time	t <sub>DSS</sub>		35		ns	SDA
Data hold time	t <sub>DHS</sub>		35		ns	SDA
CSb – SCL time	t <sub>CSS</sub>		35		ns	004
CSb hold time	t <sub>CSH</sub>		35		ns	CSb

NOTE) Each timing is specified based on 20% and 80% of  $V_{\text{DD}}$ .



### (6) Read Operation (Serial Interface)



 $(V_{DD}=2.5 to 3.3V, Ta=-30 to +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	tcycsr		400		ns	
SCL "H" level pulse width	t <sub>SHWR</sub>	NOTE2)	300		ns	SCL
SCL "L" level pulse width	t <sub>SLWR</sub>		75		ns	
Read Data delay time	t <sub>RDDR</sub>		80		ns	CSb

 $(V_{DD}=2.2 \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$ 

						·
PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t <sub>CYCSR</sub>		520		ns	
SCL "H" level pulse width	<b>t</b> shwr	NOTE2)	400		ns	SCL
SCL "L" level pulse width	t <sub>SLWR</sub>		95		ns	
Read Data delay time	t <sub>RDDR</sub>		100		ns	CSb


 $(V_{DD}$ =1.7 to 2.2V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	tcycsr		660		ns	
SCL "H" level pulse width	$t_{SHWR}$	NOTE2)	500		ns	SCL
SCL "L" level pulse width	t <sub>SLWR</sub>		135		ns	
Read Data delay time	t <sub>RDDR</sub>		140		ns	CSb

NOTE1) Each timing is specified based on 20% and 80% of VDD.

NOTE2) t<sub>CYCSR</sub> is applied to the timing from the 8<sup>th</sup> clock and later in the 4-line serial interface, or the 9<sup>th</sup> and later in the 3-line serial interface.

### (7) Display Control Timing



Output timing

 $(V_{DD}=2.4 \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
FLM delay time	t <sub>DFLM</sub>	CL=15pF	0	500	ns	FLM
FR delay time	$t_{\sf FR}$		0	500	ns	FR
CL delay time	t <sub>DCL</sub>		0	200	ns	CL

Output timing


 $(V_{DD}=1.7 \text{ to } 2.4V, Ta=-30 \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
FLM delay time	t <sub>DFLM</sub>	CL=15pF	0	1000	ns	FLM
FR delay time	$t_{FR}$		0	1000	ns	FR
CL delay time	t <sub>DCL</sub>		0	200	ns	CL

NOTE) Each timing is specified based on 20% and 80% of  $V_{DD}$ .



### (8) Input Clock Timing



 $(V_{DD}=1.7 \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$ 


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
OSC1 "H" level pulse width (1)	t <sub>CKHW1</sub>		1.12	1.62	μs	OSC1
OSC1 "L" level pulse width (1)	t <sub>CKLW1</sub>		1.12	1.62	μs	(NOTE2)
OSC1 "H" level pulse width (2)	t <sub>CKHW2</sub>		4.95	7.25	μs	OSC1
OSC1 "L" level pulse width (2)	t <sub>CKLW2</sub>		4.95	7.25	μs	(NOTE3)
OSC1 "H" level pulse width (3)	t <sub>CKHW3</sub>		34.7	50.0	μs	OSC1
OSC1 "L" level pulse width (3)	t <sub>CKLW3</sub>		34.7	50.0	μs	(NOTE4)

NOTE1) Each timing is specified based on 20% and 80% of  $V_{DD}$ . NOTE2) Applied to Variable 8-/16-level grayscale mode (MON="0",PWM="0")

NOTE3) Applied to fixed 8-level grayscale mode (MON="0",PWM="1")

NOTE4) Applied to B&W mode (MON="1")

### (9) Reset Input Timing



 $(V_{DD}=2.4 \text{ to } 3.3\text{V}, \text{Ta}=-30 \text{ to } +85^{\circ}\text{C})$ 

	(.DD =:: to old i, i.e. od to od					
PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t <sub>R</sub>			1.0	μs	
RESb "L" level pulse width	t <sub>RW</sub>		10.0		μs	RESb

 $(V_{DD}=1.7 \text{ to } 2.4V, Ta=-30 \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t <sub>R</sub>			1.5	μs	
RESb "L" level pulse width	t <sub>RW</sub>		10.0		μs	RESb

NOTE) Each timing is specified based on 20% and 80% of  $V_{DD}$ .

### (10) Delay Time of Gate

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Delay time of gate	Ta=+25°C, V <sub>SS</sub> =0V, V <sub>DD</sub> =3.0V		10		ns

### INPUT/OUTPUT BLOCK DIAGRAMS


### **Input Block Diagram**

Terminals CSb, RS, RDb, WRb, SEL68, P/S, RESb

# $V_{\text{DD}}$ Input signal V<sub>SS</sub>(0V)


### **Output Block Diagram**

Terminals: FLM, CL, FR, CLK




### **Input/Output Block Diagram**

Terminals: D<sub>0</sub> - D<sub>15</sub>




### **COM/SEG Driver Block Diagram**


Terminals:  $SEGA_0/B_0/C_0 - SEGA_{103}/B_{103}/C_{103}$ ,  $COM_0 - COM_{79}$ 






### ■ MPU CONNECTIONS







[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.