

ST7687A

128RGB x 128 dot 65K Color with Frame Memory Single-Chip CSTN Controller/Driver

Datasheet

Version 1.2 2010/04

Sitronix Technology Corporation

Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.



LIST OF CONTENT

LIS	T C	F CON	ITENT	2
LIS	T O	F FIGU	JRES	6
LIS	T O	F TAB	LES	7
1	INT	RODU	ICTION	8
2	FE	ATURE	S	9
3	ST	7687A-	-G4 PAD ARRANGEMENT (COG)	10
4			-G4 PAD CENTER COORDINATES	
5			-G4-3 PAD ARRANGEMENT (COG)	
6			-G4-3 PAD CENTER COORDINATES	
7	BL	OCK D	DIAGRAM	32
8	PIN		CRIPTION	
	8.1		er Supply	
	8.2		Power Supply Pins	
	8.3	•	em Control	
	8.4		oprocessor Interface	
	8.5		Driver Outputs	
9	FU		NAL DESCRIPTION	
	9.1		oprocessor Interface	
	9.2		cting Parallel / Serial Interface	
		9.2.1	8-bit or 16-bit Parallel Interface	
		9.2.2	8- and 9-bit Serial Interface	
		9.2.3	8-bit and 9-bit Serial Interface Data Color Coding	
	9.3		ess to DDRAM and Internal Registers	
	9.4	-	lay Data RAM (DDRAM)	
		9.4.1	DDRAM	
		9.4.2	Address Control	
		9.4.3	I/O Buffer Circuit	
		9.4.4	Scroll Address Circuit	
		9.4.5	Display data Latch Circuit	
		9.4.6	Normal Display On or Partial Mode On, Vertical Scroll Off	
		9.4.7	Vertical Scroll/Rolling Scroll	
		9.4.8	Tearing Effect Output Line	
	9.5	•	/-Scale Display	
	9.6		llation circuit	
	9.7	•	lay Timing Generator Circuit	
	9.8	POW	VER LEVEL DEFINITION	60



		9.8.1	Power ON/OFF SEQUENCE	60
		9.8.2	Power Levels	61
	9.9	Liquid	Crystal Driver Power Circuit	62
		9.9.1	Voltage Regulator Circuits	62
		9.9.2	Voltage Follower Circuits	66
		9.9.3	PROM Setting Flow	66
	9.10) Frequ	ency Temperature Gradient Compensation Coefficient	67
10		INSTR	UCTIONS	68
	10.1	Instru	ction Table	68
		10.1.1	NOP (00h)	73
		10.1.2	SWRESET: Software Reset (01h)	74
		10.1.3	RDDST: Read Display Status (09h)	75
		10.1.4	RDDPM: Read Display Power Mode (0Ah)	77
		10.1.5	RDDMADCTR: Read Display MADCTR (0Bh)	79
		10.1.6	RDDCOLMOD: Read Display Pixel Format (0Ch)	81
		10.1.7	RDDIM: Read Display Image Mode (0Dh)	83
		10.1.8	RDDSM: Read Display Signal Mode (0Eh)	85
		10.1.9	SLPIN: Sleep In (10h)	87
		10.1.10	SLPOUT: Sleep Out (11h)	88
		10.1.11	PTLON: Partial Display Mode On (12h)	90
		10.1.12	NORON: Normal Display Mode On (13h)	91
		10.1.13	INVOFF: Display Inversion Off (20h)	92
		10.1.14	INVON: Display Inversion On (21h)	93
		10.1.15	APOFF: All Pixels Off (22h) (Only for Test Purposes)	95
		10.1.16	APON: All Pixels On (23h) (Only for Test Purposes)	97
		10.1.17	WRCNTR: Write Contrast (25h)	99
		10.1.18	DISPOFF: Display Off (28h)	100
		10.1.19	DISPON: Display On (29h)	102
		10.1.20	CASET: Column Address Set (2Ah)	104
		10.1.21	RASET: Row Address Set (2Bh)	106
		10.1.22	RAMWR: Memory Write (2Ch)	108
		10.1.23	RAMRD: Memory Read (2EH)	110
		10.1.24	PTLAR: Partial Area (30h)	112
		10.1.25	SCRLAR: Scroll Area (33h)	115
		10.1.26	TEOFF: Tearing Effect Line OFF (34h)	118
		10.1.27	TEON: Tearing Effect Line ON (35h)	119
		10.1.28	MADCTR: Memory Data Access Control (36h)	121
		10.1.29	VSCSAD: Vertical Scroll Start Address of RAM (37h)	123



	10.1.30	IDMOFF: Idle Mode Off (38h)	125
	10.1.31	IDMON: Idle Mode On (39h)	126
	10.1.32	COLMOD: Interface Pixel Format (3Ah)	128
	10.1.33	RDID: Read ID Value (DAh)	130
	10.1.34	DutySet: Display Duty setting (B0H)	131
	10.1.35	FirstCom: First Com. Page address (B1H)	133
	10.1.36	OscDiv: FOSC Divider (B3H)	135
	10.1.37	NLInvSet: N-Line control (B5H)	136
	10.1.38	ComScanDir: Com/Seg Scan Direction for glass layout (B7H)	137
	10.1.39	RMWIN: Read Modify Write control in (B8H)	138
	10.1.40	RMWOUT: Read Modify Write control out (B9H)	139
	10.1.41	DispCompStep1: Display Compensation Step1 (BDH)	140
	10.1.42	VopSet: Vop set (C0H)	141
	10.1.43	VopOfsetInc: Vop Increase 1 (C1H)	142
	10.1.44	VopOfsetDec: Vop Decrease 1 (C2H)	143
	10.1.45	BiasSel: Bias Selection (C3H)	145
	10.1.46	BstPmpXSel: Booster Setting (C4H)	147
	10.1.47	VgSorcSel: Vg source control (CBH)	149
	10.1.48	IDSet: ID setting (CCH)	150
	10.1.49	NASET: Analog circuit setting (D0H)	151
	10.1.50	AutoLoadSet: PROM data auto re-load control (D7H)	152
	10.1.51	EPCTIN: Control PROM WR/RD (E0H)	153
	10.1.52	EPCOUT: PROM control out (E1H)	154
	10.1.53	EPWR: Write to PROM (E2H)	155
	10.1.54	EPRD: Read from PROM (E3H)	156
	10.1.55	PROMSEL: SEL PROM (E4H)	157
	10.1.56	ROMSET: Programmable rom setting (E5H)	158
	10.1.57	DispCompStep2: Display Compensation Step2(ECH)	159
	10.1.58	FRMSEL: Frame Freq. in Temperature range (F0H)	160
	10.1.59	FRM8SEL: Frame Freq. in Temperature range (idle-8 color) (F1H)	162
	10.1.60	TMPRNG: Temp. range set for Frame Freq. Adj. (F2H)	164
	10.1.61	TMPHYS: Temp. Hysteresis Set for Frame Freq. Adj. (F3H)	166
	10.1.62	TEMPSEL: Temperature Gradient Compensation Coefficient Set (F4H)	168
	10.1.63	THYS: Temperature detection threshold (F7H)	171
	10.1.64	Frame Set: Frame PWM Set (F9H)	172
	SPECI	FICATIONS	174
11.1	Absol	ute Maximum Ratings	174
11.2	DC CI	naracteristics	175

11



	1	1.2.1	Basic Characteristics	175
	1	1.2.2	Current Consumption (Bare die)	176
12	1	IMING	CHARACTERISTICS	177
	12.1	Paralle	el Interface Characteristics bus (8080-series MCU)	177
	12.2	Paralle	el Interface Characteristics bus (6800-series MCU)	179
	12.3		Interface Characteristics (4-pin Serial)	
	12.4	Serial	Interface Characteristics (3-pin Serial)	181
13	F	RESET	TIMING	182
14	1	HE M	PU INTERFACE (REFERENCE EXAMPLES)	183
15	A	APPLI	CATION NOTE	185
	15.1	Schen	natic Suggestion	185
	1	5.1.1	80-8bit parallel interface Mode	185
	1	5.1.2	80-16bit parallel interlace Mode	186
	1	5.1.3	68-8bit parallel interlace Mode	187
	1	5.1.4	68-16bit parallel interlace Mode	188
	1	5.1.5	3-line serial interlace Mode	189
	1	5.1.6	4-line serial interlace Mode	190
	1	5.1.7	80-8bit parallel interlace Mode while typical Vddi=3V/3.3V	191
	1	5.1.8	4-line serial interlace Mode while typical Vddi=3V/3.3V	192
	15.2	Power	r on flow and sequence:	193
	15.3	Power	r off flow and sequence	194
	15.4	PROM	/I Burning Flow:	195
	15.5	Softwa	are coding flow	196
	15.6	Timing	g sequence of each power level in initial and program flow:	200
	15.7	Sugge	estion circuit:	201
	15.8	ESD F	Protection:	202
16	F	REVIS	ION HISTORY	203



LIST OF FIGURES

Figure 1 Parallel Data Transfer Example Chart	42
Figure 2 Write / Read Operation between MPU and ST7687A	48
Figure 3 Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)	51
Figure 4 Rolling Scroll Definition	53
Figure 5 AC characteristics of Tearing Effect Signal	57
Figure 6 2-frame AC Driving Waveform (Duty Ratio: 1/128)	59
Figure 7 N-Line Inversion Driving Waveform (N=10, Duty Ratio=1/128)	59
Figure 8 DC/DC Booster Block Diagram	62
Figure 9 Relationship of V0 and Temperature Compensation	64
Figure 10 V0 value control for different modules by loading PROM offset	66
Figure 11 Relationship of Frequency and Temperature Compensation	67





LIST OF TABLES

Table 1 Parallel / Serial Interface Mode	41
Table 2 Parallel Data Transfer	41
Table 3 Fixed Constant For V0 Setting	63



1 INTRODUCTION

The ST7687A is a driver & controller LSI for 65K color graphic dot-matrix liquid crystal display systems. It generates 384 Segment and 128 Common driver circuits. This chip is connected directly to a microprocessor, accepts Serial Peripheral Interface (SPI) or 8-bit/16-bit parallel display data and stores in an on-chip display data RAM. It performs display data RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains power supply circuits necessary to drive liquid crystal, it is possible to make a display system with the fewest components




2 FEATURES

- Driver Output Circuits
 - 384 segment outputs / 128 common outputs
- Applicable Duty Ratios
 - Various partial display
 - Partial window moving & data scrolling
- Gray-Scale Display
 - 4FRC & 31 PWM function circuit to display 64 gray-scale display
 - Support 8 color mode (Idle mode)
- On-Chip Display Data RAM
 - Capacity: 128 x 128 x 16 =262,144 bits
- Color Support By Interface
 - 256 colors (RGB)=(332) mode
 - 4K colors (RGB)=(444) mode
 - 65K colors (RGB)=(565) mode
- Microprocessor Interface
 - 8/16-bit parallel bi-directional interface with 6800-series or 8080-series
 - 4-line serial interface
 - 3-line (9-bits) serial interface
- On-chip Low Power Analog Circuit
 - On-chip oscillator circuit
 - Voltage converter (x5~x8) with internal capacitors.
 - Extremely Few Outsider Components.
 - On-chip Voltage Regulator
 - On-chip electronic contrast control function
 - Voltage follower (LCD bias: 1/7~1/12)
- Operating Voltage Range
 - Supply Digital Voltage VDDI(VDD): 1.65 to 3.3V
 - Supply Analog Voltage VDDA(VDD2, VDD3, VDD4, VDD5): 2.4 to 3.3V
 - LCD driving voltage (VOP = V0 VSS): Max: 18V
- LCD Driving Voltage
 - Contrast Adjustment Value is stored in the Built-In PROM (Programable ROM) for better display quality.
- LCD Driving Setting Suggestion
 - VOP = 14V, BIAS=1/9. (VDD=2.8V)
- Package Type
 - Application for COG



3 ST7687A-G4 PAD ARRANGEMENT (COG)



Chip Size:

11586 um x 686 um

Bump Pitch:

PAD 136~148, 149~212, 213~596, 597~660 661~673 pitch=22um (min, com/cog)

PAD 212~213, 596~597 pitch=110.88um (com/seg)

PAD 1~7, 10~13, 32~38, 41~57, 59~135 pitch=80um (I/O)

PAD 14~29, pitch=120um(I/O)

PAD 8~9, 30~31, 39~40, pitch=49um(I/O)

PAD 7~8, 9~10, 31~32, 38~39, 40~41, pitch=64.5um(I/O)

PAD 57~58, 58~59=75.5um(I/O)

PAD 13~14, pitch=100um(I/O)

PAD 29~30, pitch=84.5um(I/O)

Bump Size:

PAD 136~673 PAD 14~29 Bump width=10.5um (min, com/seg) Bump width=105um(I/O) Bump space=11.5um (min, com/seg) Bump space=15um(I/O) Bump length=166.7um(min, com/seg) Bump length=59um(I/O) Bump area=1750.35um²(com/seg) Bump area=6195um^2 **PAD 58** PAD 8~9, 30~31, 39~40 Bump width=56um(I/O) Bump width=34um(I/O) Bump space=15um(I/O) Bump space=15um(I/O) Bump length=59um(I/O) Bump length=59um(I/O)

Bump area=2006um^2

PAD 1~7, 10~13, 32~38, 41~57, 59~135

Bump width=65um(I/O)

Bump area=3304um^2

Bump space=15um(I/O)

Bump length=59um(I/O)


Bump area=3185um^2

Bump Height: 15 um, Hardness: 55HV

Chip Thickness: 300 um

Alignment mark

The center of alignment mark: see bellow Table





4 ST7687A-G4 PAD CENTER COORDINATES

PAD	NAME	Х	Υ
1	VSS	-5582.5	-257.5
2	VPP	-5502.5	-257.5
3	VPP	-5422.5	-257.5
4	VPP	-5342.5	-257.5
5	VPP	-5262.5	-257.5
6	CL	-5182.5	-257.5
7	CLS	-5102.5	-257.5
8	VSS	-5038	-257.5
9	VDD	-4989	-257.5
10	INTVD1	-4924.5	-257.5
11	A0	-4844.5	-257.5
12	VDD	-4764.5	-257.5
13	RW_WR	-4684.5	-257.5
14	D0	-4584.5	-257.5
15	D1	-4464.5	-257.5
16	D2	-4344.5	-257.5
17	D3	-4224.5	-257.5
18	D4	-4104.5	-257.5
19	D5	-3984.5	-257.5
20	D6	-3864.5	-257.5
21	D7	-3744.5	-257.5
22	D8	-3624.5	-257.5
23	D9	-3504.5	-257.5
24	D10	-3384.5	-257.5
25	D11	-3264.5	-257.5
26	D12	-3144.5	-257.5
27	D13	-3024.5	-257.5
28	D14	-2904.5	-257.5
29	D15	-2784.5	-257.5
30	VSS	-2700	-257.5
31	VDD	-2651	-257.5
32	E_RD	-2586.5	-257.5
33	RW_WR	-2506.5	-257.5
34	A0	-2426.5	-257.5
35	/RST	-2346.5	-257.5

PAD	NAME	Х	Υ
36	IF1	-2266.5	-257.5
37	IF2	-2186.5	-257.5
38	IF3	-2106.5	-257.5
39	VSS	-2042	-257.5
40	VDD	-1993	-257.5
41	/CS	-1928.5	-257.5
42	/EXT	-1848.5	-257.5
43	TE	-1768.5	-257.5
44	TCAP	-1688.5	-257.5
45	VDD	-1608.5	-257.5
46	VDD	-1528.5	-257.5
47	VDD	-1448.5	-257.5
48	VDD	-1368.5	-257.5
49	VD1in	-1288.5	-257.5
50	VD1in	-1208.5	-257.5
51	VD1in	-1128.5	-257.5
52	VD1in	-1048.5	-257.5
53	VD1out	-968.5	-257.5
54	VD1out	-888.5	-257.5
55	VSS1	-808.5	-257.5
56	VSS1	-728.5	-257.5
57	VSS	-648.5	-257.5
58	VSS	-573	-257.5
59	VSS	-497.5	-257.5
60	VSS	-417.5	-257.5
61	VSS	-337.5	-257.5
62	VSS2	-257.5	-257.5
63	VSS2	-177.5	-257.5
64	VSS2	-97.5	-257.5
65	VSS2	-17.5	-257.5
66	VSS2	62.5	-257.5
67	VSS2	142.5	-257.5
68	VSS2	222.5	-257.5
69	VSS2	302.5	-257.5
70	VSS2	382.5	-257.5



PAD	NAME	X	Υ
71	VSS2	462.5	-257.5
72	VSS4	542.5	-257.5
73	VSS4	622.5	-257.5
74	VSS4	702.5	-257.5
75	VREF	782.5	-257.5
76	VDD3	862.5	-257.5
77	VDD3	942.5	-257.5
78	VDD4	1022.5	-257.5
79	VDD4	1102.5	-257.5
80	VDD5	1182.5	-257.5
81	VDD5	1262.5	-257.5
82	VDD5	1342.5	-257.5
83	VDD5	1422.5	-257.5
84	VDD5	1502.5	-257.5
85	VDD5	1582.5	-257.5
86	VDD2	1662.5	-257.5
87	VDD2	1742.5	-257.5
88	VDD2	1822.5	-257.5
89	VDD2	1902.5	-257.5
90	VDD2	1982.5	-257.5
91	VDD2	2062.5	-257.5
92	VDD2	2142.5	-257.5
93	VDD2	2222.5	-257.5
94	VSS2	2302.5	-257.5
95	VSS2	2382.5	-257.5
96	VSS2	2462.5	-257.5
97	VSS2	2542.5	-257.5
98	VSS2	2622.5	-257.5
99	VSS2	2702.5	-257.5
100	VSS2	2782.5	-257.5
101	VSS2	2862.5	-257.5
102	VSS2	2942.5	-257.5
103	VSS2	3022.5	-257.5
104	Vm	3102.5	-257.5
105	Vm	3182.5	-257.5
106	Vm	3262.5	-257.5

PAD	NAME	Х	Υ
107	Vm	3342.5	-257.5
108	Vm	3422.5	-257.5
109	Vm	3502.5	-257.5
110	V0in	3582.5	-257.5
111	V0in	3662.5	-257.5
112	V0in	3742.5	-257.5
113	V0in	3822.5	-257.5
114	V0s	3902.5	-257.5
115	V0out	3982.5	-257.5
116	V0out	4062.5	-257.5
117	XV0out	4142.5	-257.5
118	XV0out	4222.5	-257.5
119	XV0s	4302.5	-257.5
120	XV0in	4382.5	-257.5
121	XV0in	4462.5	-257.5
122	XV0in	4542.5	-257.5
123	XV0in	4622.5	-257.5
124	Vgout	4702.5	-257.5
125	Vgout	4782.5	-257.5
126	Vgs	4862.5	-257.5
127	Vgin	4942.5	-257.5
128	Vgin	5022.5	-257.5
129	Vgin	5102.5	-257.5
130	Vgin	5182.5	-257.5
131	Vgin	5262.5	-257.5
132	Vgin	5342.5	-257.5
133	Vgin	5422.5	-257.5
134	Vgin	5502.5	-257.5
135	VSS	5582.5	-257.5
136	COM1	5642.23	-189.26
137	COM3	5642.23	-167.26
138	COM5	5642.23	-145.26
139	COM7	5642.23	-123.26
140	COM9	5642.23	-101.26
141	COM11	5642.23	-79.26
142	COM13	5642.23	-57.26



PAD	NAME	Х	Υ
143	COM15	5642.23	-35.26
144	COM17	5642.23	-13.26
145	COM19	5642.23	8.74
146	COM21	5642.23	30.74
147	COM23	5642.23	52.74
148	COM25	5642.23	74.74
149	COM27	5709.88	203.83
150	COM29	5687.88	203.83
151	COM31	5665.88	203.83
152	COM33	5643.88	203.83
153	COM35	5621.88	203.83
154	COM37	5599.88	203.83
155	COM39	5577.88	203.83
156	COM41	5555.88	203.83
157	COM43	5533.88	203.83
158	COM45	5511.88	203.83
159	COM47	5489.88	203.83
160	COM49	5467.88	203.83
161	COM51	5445.88	203.83
162	COM53	5423.88	203.83
163	COM55	5401.88	203.83
164	COM57	5379.88	203.83
165	COM59	5357.88	203.83
166	COM61	5335.88	203.83
167	COM63	5313.88	203.83
168	COM65	5291.88	203.83
169	COM67	5269.88	203.83
170	COM69	5247.88	203.83
171	COM71	5225.88	203.83
172	COM73	5203.88	203.83
173	COM75	5181.88	203.83
174	COM77	5159.88	203.83
175	COM79	5137.88	203.83
176	COM81	5115.88	203.83
177	COM83	5093.88	203.83
178	COM85	5071.88	203.83

PAD	NAME	Х	Υ
179	COM87	5049.88	203.83
180	COM89	5027.88	203.83
181	COM91	5005.88	203.83
182	COM93	4983.88	203.83
183	COM95	4961.88	203.83
184	COM97	4939.88	203.83
185	COM99	4917.88	203.83
186	COM101	4895.88	203.83
187	COM103	4873.88	203.83
188	COM105	4851.88	203.83
189	COM107	4829.88	203.83
190	COM109	4807.88	203.83
191	COM111	4785.88	203.83
192	COM113	4763.88	203.83
193	COM115	4741.88	203.83
194	COM117	4719.88	203.83
195	COM119	4697.88	203.83
196	COM121	4675.88	203.83
197	COM123	4653.88	203.83
198	COM125	4631.88	203.83
199	COM127	4609.88	203.83
200	DUMMY	4587.88	203.83
201	DUMMY	4565.88	203.83
202	DUMMY	4543.88	203.83
203	DUMMY	4521.88	203.83
204	DUMMY	4499.88	203.83
205	DUMMY	4477.88	203.83
206	DUMMY	4455.88	203.83
207	DUMMY	4433.88	203.83
208	DUMMY	4411.88	203.83
209	DUMMY	4389.88	203.83
210	DUMMY	4367.88	203.83
211	DUMMY	4345.88	203.83
212	DUMMY	4323.88	203.83
213	SEG0	4213	203.83
214	SEG1	4191	203.83



PAD	NAME	Х	Υ
215	SEG2	4169	203.83
216	SEG3	4147	203.83
217	SEG4	4125	203.83
218	SEG5	4103	203.83
219	SEG6	4081	203.83
220	SEG7	4059	203.83
221	SEG8	4037	203.83
222	SEG9	4015	203.83
223	SEG10	3993	203.83
224	SEG11	3971	203.83
225	SEG12	3949	203.83
226	SEG13	3927	203.83
227	SEG14	3905	203.83
228	SEG15	3883	203.83
229	SEG16	3861	203.83
230	SEG17	3839	203.83
231	SEG18	3817	203.83
232	SEG19	3795	203.83
233	SEG20	3773	203.83
234	SEG21	3751	203.83
235	SEG22	3729	203.83
236	SEG23	3707	203.83
237	SEG24	3685	203.83
238	SEG25	3663	203.83
239	SEG26	3641	203.83
240	SEG27	3619	203.83
241	SEG28	3597	203.83
242	SEG29	3575	203.83
243	SEG30	3553	203.83
244	SEG31	3531	203.83
245	SEG32	3509	203.83
246	SEG33	3487	203.83
247	SEG34	3465	203.83
248	SEG35	3443	203.83
249	SEG36	3421	203.83
250	SEG37	3399	203.83

PAD	NAME	Х	Υ
251	SEG38	3377	203.83
252	SEG39	3355	203.83
253	SEG40	3333	203.83
254	SEG41	3311	203.83
255	SEG42	3289	203.83
256	SEG43	3267	203.83
257	SEG44	3245	203.83
258	SEG45	3223	203.83
259	SEG46	3201	203.83
260	SEG47	3179	203.83
261	SEG48	3157	203.83
262	SEG49	3135	203.83
263	SEG50	3113	203.83
264	SEG51	3091	203.83
265	SEG52	3069	203.83
266	SEG53	3047	203.83
267	SEG54	3025	203.83
268	SEG55	3003	203.83
269	SEG56	2981	203.83
270	SEG57	2959	203.83
271	SEG58	2937	203.83
272	SEG59	2915	203.83
273	SEG60	2893	203.83
274	SEG61	2871	203.83
275	SEG62	2849	203.83
276	SEG63	2827	203.83
277	SEG64	2805	203.83
278	SEG65	2783	203.83
279	SEG66	2761	203.83
280	SEG67	2739	203.83
281	SEG68	2717	203.83
282	SEG69	2695	203.83
283	SEG70	2673	203.83
284	SEG71	2651	203.83
285	SEG72	2629	203.83
286	SEG73	2607	203.83



PAD	NAME	Х	Υ
287	SEG74	2585	203.83
288	SEG75	2563	203.83
289	SEG76	2541	203.83
290	SEG77	2519	203.83
291	SEG78	2497	203.83
292	SEG79	2475	203.83
293	SEG80	2453	203.83
294	SEG81	2431	203.83
295	SEG82	2409	203.83
296	SEG83	2387	203.83
297	SEG84	2365	203.83
298	SEG85	2343	203.83
299	SEG86	2321	203.83
300	SEG87	2299	203.83
301	SEG88	2277	203.83
302	SEG89	2255	203.83
303	SEG90	2233	203.83
304	SEG91	2211	203.83
305	SEG92	2189	203.83
306	SEG93	2167	203.83
307	SEG94	2145	203.83
308	SEG95	2123	203.83
309	SEG96	2101	203.83
310	SEG97	2079	203.83
311	SEG98	2057	203.83
312	SEG99	2035	203.83
313	SEG100	2013	203.83
314	SEG101	1991	203.83
315	SEG102	1969	203.83
316	SEG103	1947	203.83
317	SEG104	1925	203.83
318	SEG105	1903	203.83
319	SEG106	1881	203.83
320	SEG107	1859	203.83
321	SEG108	1837	203.83
322	SEG109	1815	203.83

PAD	NAME	Х	Υ
323	SEG110	1793	203.83
324	SEG111	1771	203.83
325	SEG112	1749	203.83
326	SEG113	1727	203.83
327	SEG114	1705	203.83
328	SEG115	1683	203.83
329	SEG116	1661	203.83
330	SEG117	1639	203.83
331	SEG118	1617	203.83
332	SEG119	1595	203.83
333	SEG120	1573	203.83
334	SEG121	1551	203.83
335	SEG122	1529	203.83
336	SEG123	1507	203.83
337	SEG124	1485	203.83
338	SEG125	1463	203.83
339	SEG126	1441	203.83
340	SEG127	1419	203.83
341	SEG128	1397	203.83
342	SEG129	1375	203.83
343	SEG130	1353	203.83
344	SEG131	1331	203.83
345	SEG132	1309	203.83
346	SEG133	1287	203.83
347	SEG134	1265	203.83
348	SEG135	1243	203.83
349	SEG136	1221	203.83
350	SEG137	1199	203.83
351	SEG138	1177	203.83
352	SEG139	1155	203.83
353	SEG140	1133	203.83
354	SEG141	1111	203.83
355	SEG142	1089	203.83
356	SEG143	1067	203.83
357	SEG144	1045	203.83
358	SEG145	1023	203.83



PAD	NAME	Х	Υ
359	SEG146	1001	203.83
360	SEG147	979	203.83
361	SEG148	957	203.83
362	SEG149	935	203.83
363	SEG150	913	203.83
364	SEG151	891	203.83
365	SEG152	869	203.83
366	SEG153	847	203.83
367	SEG154	825	203.83
368	SEG155	803	203.83
369	SEG156	781	203.83
370	SEG157	759	203.83
371	SEG158	737	203.83
372	SEG159	715	203.83
373	SEG160	693	203.83
374	SEG161	671	203.83
375	SEG162	649	203.83
376	SEG163	627	203.83
377	SEG164	605	203.83
378	SEG165	583	203.83
379	SEG166	561	203.83
380	SEG167	539	203.83
381	SEG168	517	203.83
382	SEG169	495	203.83
383	SEG170	473	203.83
384	SEG171	451	203.83
385	SEG172	429	203.83
386	SEG173	407	203.83
387	SEG174	385	203.83
388	SEG175	363	203.83
389	SEG176	341	203.83
390	SEG177	319	203.83
391	SEG178	297	203.83
392	SEG179	275	203.83
393	SEG180	253	203.83
394	SEG181	231	203.83

PAD	NAME	X	Υ
395	SEG182	209	203.83
396	SEG183	187	203.83
397	SEG184	165	203.83
398	SEG185	143	203.83
399	SEG186	121	203.83
400	SEG187	99	203.83
401	SEG188	77	203.83
402	SEG189	55	203.83
403	SEG190	33	203.83
404	SEG191	11	203.83
405	SEG192	-11	203.83
406	SEG193	-33	203.83
407	SEG194	-55	203.83
408	SEG195	-77	203.83
409	SEG196	-99	203.83
410	SEG197	-121	203.83
411	SEG198	-143	203.83
412	SEG199	-165	203.83
413	SEG200	-187	203.83
414	SEG201	-209	203.83
415	SEG202	-231	203.83
416	SEG203	-253	203.83
417	SEG204	-275	203.83
418	SEG205	-297	203.83
419	SEG206	-319	203.83
420	SEG207	-341	203.83
421	SEG208	-363	203.83
422	SEG209	-385	203.83
423	SEG210	-407	203.83
424	SEG211	-429	203.83
425	SEG212	-451	203.83
426	SEG213	-473	203.83
427	SEG214	-495	203.83
428	SEG215	-517	203.83
429	SEG216	-539	203.83
430	SEG217	-561	203.83



PAD	NAME	Х	Υ
431	SEG218	-583	203.83
432	SEG219	-605	203.83
433	SEG220	-627	203.83
434	SEG221	-649	203.83
435	SEG222	-671	203.83
436	SEG223	-693	203.83
437	SEG224	-715	203.83
438	SEG225	-737	203.83
439	SEG226	-759	203.83
440	SEG227	-781	203.83
441	SEG228	-803	203.83
442	SEG229	-825	203.83
443	SEG230	-847	203.83
444	SEG231	-869	203.83
445	SEG232	-891	203.83
446	SEG233	-913	203.83
447	SEG234	-935	203.83
448	SEG235	-957	203.83
449	SEG236	-979	203.83
450	SEG237	-1001	203.83
451	SEG238	-1023	203.83
452	SEG239	-1045	203.83
453	SEG240	-1067	203.83
454	SEG241	-1089	203.83
455	SEG242	-1111	203.83
456	SEG243	-1133	203.83
457	SEG244	-1155	203.83
458	SEG245	-1177	203.83
459	SEG246	-1199	203.83
460	SEG247	-1221	203.83
461	SEG248	-1243	203.83
462	SEG249	-1265	203.83
463	SEG250	-1287	203.83
464	SEG251	-1309	203.83
465	SEG252	-1331	203.83
466	SEG253	-1353	203.83

PAD	NAME	Х	Υ
467	SEG254	-1375	203.83
468	SEG255	-1397	203.83
469	SEG256	-1419	203.83
470	SEG257	-1441	203.83
471	SEG258	-1463	203.83
472	SEG259	-1485	203.83
473	SEG260	-1507	203.83
474	SEG261	-1529	203.83
475	SEG262	-1551	203.83
476	SEG263	-1573	203.83
477	SEG264	-1595	203.83
478	SEG265	-1617	203.83
479	SEG266	-1639	203.83
480	SEG267	-1661	203.83
481	SEG268	-1683	203.83
482	SEG269	-1705	203.83
483	SEG270	-1727	203.83
484	SEG271	-1749	203.83
485	SEG272	-1771	203.83
486	SEG273	-1793	203.83
487	SEG274	-1815	203.83
488	SEG275	-1837	203.83
489	SEG276	-1859	203.83
490	SEG277	-1881	203.83
491	SEG278	-1903	203.83
492	SEG279	-1925	203.83
493	SEG280	-1947	203.83
494	SEG281	-1969	203.83
495	SEG282	-1991	203.83
496	SEG283	-2013	203.83
497	SEG284	-2035	203.83
498	SEG285	-2057	203.83
499	SEG286	-2079	203.83
500	SEG287	-2101	203.83
501	SEG288	-2123	203.83
502	SEG289	-2145	203.83



PAD	NAME	Х	Υ
503	SEG290	-2167	203.83
504	SEG291	-2189	203.83
505	SEG292	-2211	203.83
506	SEG293	-2233	203.83
507	SEG294	-2255	203.83
508	SEG295	-2277	203.83
509	SEG296	-2299	203.83
510	SEG297	-2321	203.83
511	SEG298	-2343	203.83
512	SEG299	-2365	203.83
513	SEG300	-2387	203.83
514	SEG301	-2409	203.83
515	SEG302	-2431	203.83
516	SEG303	-2453	203.83
517	SEG304	-2475	203.83
518	SEG305	-2497	203.83
519	SEG306	-2519	203.83
520	SEG307	-2541	203.83
521	SEG308	-2563	203.83
522	SEG309	-2585	203.83
523	SEG310	-2607	203.83
524	SEG311	-2629	203.83
525	SEG312	-2651	203.83
526	SEG313	-2673	203.83
527	SEG314	-2695	203.83
528	SEG315	-2717	203.83
529	SEG316	-2739	203.83
530	SEG317	-2761	203.83
531	SEG318	-2783	203.83
532	SEG319	-2805	203.83
533	SEG320	-2827	203.83
534	SEG321	-2849	203.83
535	SEG322	-2871	203.83
536	SEG323	-2893	203.83
537	SEG324	-2915	203.83
538	SEG325	-2937	203.83

PAD	NAME	Х	Υ
539	SEG326	-2959	203.83
540	SEG327	-2981	203.83
541	SEG328	-3003	203.83
542	SEG329	-3025	203.83
543	SEG330	-3047	203.83
544	SEG331	-3069	203.83
545	SEG332	-3091	203.83
546	SEG333	-3113	203.83
547	SEG334	-3135	203.83
548	SEG335	-3157	203.83
549	SEG336	-3179	203.83
550	SEG337	-3201	203.83
551	SEG338	-3223	203.83
552	SEG339	-3245	203.83
553	SEG340	-3267	203.83
554	SEG341	-3289	203.83
555	SEG342	-3311	203.83
556	SEG343	-3333	203.83
557	SEG344	-3355	203.83
558	SEG345	-3377	203.83
559	SEG346	-3399	203.83
560	SEG347	-3421	203.83
561	SEG348	-3443	203.83
562	SEG349	-3465	203.83
563	SEG350	-3487	203.83
564	SEG351	-3509	203.83
565	SEG352	-3531	203.83
566	SEG353	-3553	203.83
567	SEG354	-3575	203.83
568	SEG355	-3597	203.83
569	SEG356	-3619	203.83
570	SEG357	-3641	203.83
571	SEG358	-3663	203.83
572	SEG359	-3685	203.83
573	SEG360	-3707	203.83
574	SEG361	-3729	203.83



PAD	NAME	Х	Υ
575	SEG362	-3751	203.83
576	SEG363	-3773	203.83
577	SEG364	-3795	203.83
578	SEG365	-3817	203.83
579	SEG366	-3839	203.83
580	SEG367	-3861	203.83
581	SEG368	-3883	203.83
582	SEG369	-3905	203.83
583	SEG370	-3927	203.83
584	SEG371	-3949	203.83
585	SEG372	-3971	203.83
586	SEG373	-3993	203.83
587	SEG374	-4015	203.83
588	SEG375	-4037	203.83
589	SEG376	-4059	203.83
590	SEG377	-4081	203.83
591	SEG378	-4103	203.83
592	SEG379	-4125	203.83
593	SEG380	-4147	203.83
594	SEG381	-4169	203.83
595	SEG382	-4191	203.83
596	SEG383	-4213	203.83
597	DUMMY	-4323.88	203.83
598	DUMMY	-4345.88	203.83
599	DUMMY	-4367.88	203.83
600	DUMMY	-4389.88	203.83
601	DUMMY	-4411.88	203.83
602	DUMMY	-4433.88	203.83
603	DUMMY	-4455.88	203.83
604	DUMMY	-4477.88	203.83
605	DUMMY	-4499.88	203.83
606	DUMMY	-4521.88	203.83
607	DUMMY	-4543.88	203.83
608	DUMMY	-4565.88	203.83
609	DUMMY	-4587.88	203.83
610	COM126	-4609.88	203.83


PAD	NAME	Х	Y
611	COM124	-4631.88	203.83
612	COM122	-4653.88	203.83
613	COM120	-4675.88	203.83
614	COM118	-4697.88	203.83
615	COM116	-4719.88	203.83
616	COM114	-4741.88	203.83
617	COM112	-4763.88	203.83
618	COM110	-4785.88	203.83
619	COM108	-4807.88	203.83
620	COM106	-4829.88	203.83
621	COM104	-4851.88	203.83
622	COM102	-4873.88	203.83
623	COM100	-4895.88	203.83
624	COM98	-4917.88	203.83
625	COM96	-4939.88	203.83
626	COM94	-4961.88	203.83
627	COM92	-4983.88	203.83
628	COM90	-5005.88	203.83
629	COM88	-5027.88	203.83
630	COM86	-5049.88	203.83
631	COM84	-5071.88	203.83
632	COM82	-5093.88	203.83
633	COM80	-5115.88	203.83
634	COM78	-5137.88	203.83
635	COM76	-5159.88	203.83
636	COM74	-5181.88	203.83
637	COM72	-5203.88	203.83
638	COM70	-5225.88	203.83
639	COM68	-5247.88	203.83
640	COM66	-5269.88	203.83
641	COM64	-5291.88	203.83
642	COM62	-5313.88	203.83
643	COM60	-5335.88	203.83
644	COM58	-5357.88	203.83
645	COM56	-5379.88	203.83
646	COM54	-5401.88	203.83



PAD	NAME	X	Υ
647	COM52	-5423.88	203.83
648	COM50	-5445.88	203.83
649	COM48	-5467.88	203.83
650	COM46	-5489.88	203.83
651	COM44	-5511.88	203.83
652	COM42	-5533.88	203.83
653	COM40	-5555.88	203.83
654	COM38	-5577.88	203.83
655	COM36	-5599.88	203.83
656	COM34	-5621.88	203.83
657	COM32	-5643.88	203.83
658	COM30	-5665.88	203.83
659	COM28	-5687.88	203.83
660	COM26	-5709.88	203.83
661	COM24	-5642.23	74.74
662	COM22	-5642.23	52.74
663	COM20	-5642.23	30.74
664	COM18	-5642.23	8.74
665	COM16	-5642.23	-13.26
666	COM14	-5642.23	-35.26
667	COM12	-5642.23	-57.26
668	COM10	-5642.23	-79.26
669	COM8	-5642.23	-101.26
670	COM6	-5642.23	-123.26
671	COM4	-5642.23	-145.26
672	COM2	-5642.23	-167.26
673	COM0	-5642.23	-189.26
	LMARK1	-5717.5	-267.5
	LMARK2	5717.5	-267.5



5 ST7687A-G4-3 PAD ARRANGEMENT (COG)



Chip Size:

11586 um x 686 um

Bump Pitch:

PAD 136~148, 149~212, 213~596, 597~660 661~673 pitch=22um (min, com/seg)

PAD 212~213, 596~597 pitch=110.88um (com/seg)

PAD 1~7, 10~13, 32~38, 41~57, 59~135 pitch=80um (I/O)

PAD 14~29, pitch=120um(I/O)

PAD 8~9, 30~31, 39~40, pitch=49um(I/O)

PAD 7~8, 9~10, 31~32, 38~39, 40~41, pitch=64.5um(I/O)

PAD 57~58, 58~59=75.5um(I/O)

PAD 13~14, pitch=100um(I/O)

PAD 29~30, pitch=84.5um(I/O)

Bump Size:

PAD 14~29 PAD 136~673 Bump width=10.5um (min, com/seg) Bump width=105um(I/O) Bump space=11.5um (min, com/seg) Bump space=15um(I/O) Bump length=166.7um(min, com/seg) Bump length=59um(I/O) Bump area=1750.35um^2(com/seg) Bump area=6195um^2 PAD 58 PAD 8~9, 30~31, 39~40 Bump width=56um(I/O) Bump width=34um(I/O) Bump space=15um(I/O) Bump space=15um(I/O) Bump length=59um(I/O) Bump length=59um(I/O)

Bump area=2006um^2

PAD 1~7, 10~13, 32~38, 41~57, 59~135

Bump width=65um(I/O)

Bump area=3304um^2

Bump space=15um(I/O)

Bump length=59um(I/O)


Bump area=3185um^2

Bump Height: 12 um, Hardness: 90HV

Chip Thickness: 300 um

Alignment mark

The center of alignment mark: see bellow Table





6 ST7687A-G4-3 PAD CENTER COORDINATES

PAD	NAME	Х	Υ
1	VSS	-5582.5	-257.5
2	VPP	-5502.5	-257.5
3	VPP	-5422.5	-257.5
4	VPP	-5342.5	-257.5
5	VPP	-5262.5	-257.5
6	CL	-5182.5	-257.5
7	CLS	-5102.5	-257.5
8	VSS	-5038	-257.5
9	VDD	-4989	-257.5
10	INTVD1	-4924.5	-257.5
11	A0	-4844.5	-257.5
12	VDD	-4764.5	-257.5
13	RW_WR	-4684.5	-257.5
14	D0	-4584.5	-257.5
15	D1	-4464.5	-257.5
16	D2	-4344.5	-257.5
17	D3	-4224.5	-257.5
18	D4	-4104.5	-257.5
19	D5	-3984.5	-257.5
20	D6	-3864.5	-257.5
21	D7	-3744.5	-257.5
22	D8	-3624.5	-257.5
23	D9	-3504.5	-257.5
24	D10	-3384.5	-257.5
25	D11	-3264.5	-257.5
26	D12	-3144.5	-257.5
27	D13	-3024.5	-257.5
28	D14	-2904.5	-257.5
29	D15	-2784.5	-257.5
30	VSS	-2700	-257.5
31	VDD	-2651	-257.5
32	E_RD	-2586.5	-257.5
33	RW_WR	-2506.5	-257.5
34	A0	-2426.5	-257.5
35	/RST	-2346.5	-257.5

PAD	NAME	Х	Υ
36	IF1	-2266.5	-257.5
37	IF2	-2186.5	-257.5
38	IF3	-2106.5	-257.5
39	VSS	-2042	-257.5
40	VDD	-1993	-257.5
41	/CS	-1928.5	-257.5
42	/EXT	-1848.5	-257.5
43	TE	-1768.5	-257.5
44	TCAP	-1688.5	-257.5
45	VDD	-1608.5	-257.5
46	VDD	-1528.5	-257.5
47	VDD	-1448.5	-257.5
48	VDD	-1368.5	-257.5
49	VD1in	-1288.5	-257.5
50	VD1in	-1208.5	-257.5
51	VD1in	-1128.5	-257.5
52	VD1in	-1048.5	-257.5
53	VD1out	-968.5	-257.5
54	VD1out	-888.5	-257.5
55	VSS1	-808.5	-257.5
56	VSS1	-728.5	-257.5
57	VSS	-648.5	-257.5
58	VSS	-573	-257.5
59	VSS	-497.5	-257.5
60	VSS	-417.5	-257.5
61	VSS	-337.5	-257.5
62	VSS2	-257.5	-257.5
63	VSS2	-177.5	-257.5
64	VSS2	-97.5	-257.5
65	VSS2	-17.5	-257.5
66	VSS2	62.5	-257.5
67	VSS2	142.5	-257.5
68	VSS2	222.5	-257.5
69	VSS2	302.5	-257.5
70	VSS2	382.5	-257.5



PAD	NAME	Х	Υ
71	VSS2	462.5	-257.5
72	VSS4	542.5	-257.5
73	VSS4	622.5	-257.5
74	VSS4	702.5	-257.5
75	VREF	782.5	-257.5
76	VDD3	862.5	-257.5
77	VDD3	942.5	-257.5
78	VDD4	1022.5	-257.5
79	VDD4	1102.5	-257.5
80	VDD5	1182.5	-257.5
81	VDD5	1262.5	-257.5
82	VDD5	1342.5	-257.5
83	VDD5	1422.5	-257.5
84	VDD5	1502.5	-257.5
85	VDD5	1582.5	-257.5
86	VDD2	1662.5	-257.5
87	VDD2	1742.5	-257.5
88	VDD2	1822.5	-257.5
89	VDD2	1902.5	-257.5
90	VDD2	1982.5	-257.5
91	VDD2	2062.5	-257.5
92	VDD2	2142.5	-257.5
93	VDD2	2222.5	-257.5
94	VSS2	2302.5	-257.5
95	VSS2	2382.5	-257.5
96	VSS2	2462.5	-257.5
97	VSS2	2542.5	-257.5
98	VSS2	2622.5	-257.5
99	VSS2	2702.5	-257.5
100	VSS2	2782.5	-257.5
101	VSS2	2862.5	-257.5
102	VSS2	2942.5	-257.5
103	VSS2	3022.5	-257.5
104	Vm	3102.5	-257.5
105	Vm	3182.5	-257.5
106	Vm	3262.5	-257.5

PAD	NAME	Х	Υ
107	Vm	3342.5	-257.5
108	Vm	3422.5	-257.5
109	Vm	3502.5	-257.5
110	V0in	3582.5	-257.5
111	V0in	3662.5	-257.5
112	V0in	3742.5	-257.5
113	V0in	3822.5	-257.5
114	V0s	3902.5	-257.5
115	V0out	3982.5	-257.5
116	V0out	4062.5	-257.5
117	XV0out	4142.5	-257.5
118	XV0out	4222.5	-257.5
119	XV0s	4302.5	-257.5
120	XV0in	4382.5	-257.5
121	XV0in	4462.5	-257.5
122	XV0in	4542.5	-257.5
123	XV0in	4622.5	-257.5
124	Vgout	4702.5	-257.5
125	Vgout	4782.5	-257.5
126	Vgs	4862.5	-257.5
127	Vgin	4942.5	-257.5
128	Vgin	5022.5	-257.5
129	Vgin	5102.5	-257.5
130	Vgin	5182.5	-257.5
131	Vgin	5262.5	-257.5
132	Vgin	5342.5	-257.5
133	Vgin	5422.5	-257.5
134	Vgin	5502.5	-257.5
135	VSS	5582.5	-257.5
136	COM1	5642.23	-189.26
137	COM3	5642.23	-167.26
138	COM5	5642.23	-145.26
139	COM7	5642.23	-123.26
140	СОМ9	5642.23	-101.26
141	COM11	5642.23	-79.26
142	COM13	5642.23	-57.26



PAD	NAME	Х	Υ
143	COM15	5642.23	-35.26
144	COM17	5642.23	-13.26
145	COM19	5642.23	8.74
146	COM21	5642.23	30.74
147	COM23	5642.23	52.74
148	COM25	5642.23	74.74
149	COM27	5709.88	203.83
150	COM29	5687.88	203.83
151	COM31	5665.88	203.83
152	COM33	5643.88	203.83
153	COM35	5621.88	203.83
154	COM37	5599.88	203.83
155	COM39	5577.88	203.83
156	COM41	5555.88	203.83
157	COM43	5533.88	203.83
158	COM45	5511.88	203.83
159	COM47	5489.88	203.83
160	COM49	5467.88	203.83
161	COM51	5445.88	203.83
162	COM53	5423.88	203.83
163	COM55	5401.88	203.83
164	COM57	5379.88	203.83
165	COM59	5357.88	203.83
166	COM61	5335.88	203.83
167	COM63	5313.88	203.83
168	COM65	5291.88	203.83
169	COM67	5269.88	203.83
170	COM69	5247.88	203.83
171	COM71	5225.88	203.83
172	COM73	5203.88	203.83
173	COM75	5181.88	203.83
174	COM77	5159.88	203.83
175	COM79	5137.88	203.83
176	COM81	5115.88	203.83
177	COM83	5093.88	203.83
178	COM85	5071.88	203.83

PAD	NAME	Х	Υ
179	COM87	5049.88	203.83
180	COM89	5027.88	203.83
181	COM91	5005.88	203.83
182	COM93	4983.88	203.83
183	COM95	4961.88	203.83
184	COM97	4939.88	203.83
185	COM99	4917.88	203.83
186	COM101	4895.88	203.83
187	COM103	4873.88	203.83
188	COM105	4851.88	203.83
189	COM107	4829.88	203.83
190	COM109	4807.88	203.83
191	COM111	4785.88	203.83
192	COM113	4763.88	203.83
193	COM115	4741.88	203.83
194	COM117	4719.88	203.83
195	COM119	4697.88	203.83
196	COM121	4675.88	203.83
197	COM123	4653.88	203.83
198	COM125	4631.88	203.83
199	COM127	4609.88	203.83
213	SEG0	4213	203.83
214	SEG1	4191	203.83
215	SEG2	4169	203.83
216	SEG3	4147	203.83
217	SEG4	4125	203.83
218	SEG5	4103	203.83
219	SEG6	4081	203.83
220	SEG7	4059	203.83
221	SEG8	4037	203.83
222	SEG9	4015	203.83
223	SEG10	3993	203.83
224	SEG11	3971	203.83
225	SEG12	3949	203.83
226	SEG13	3927	203.83
227	SEG14	3905	203.83



PAD	NAME	Х	Υ
228	SEG15	3883	203.83
229	SEG16	3861	203.83
230	SEG17	3839	203.83
231	SEG18	3817	203.83
232	SEG19	3795	203.83
233	SEG20	3773	203.83
234	SEG21	3751	203.83
235	SEG22	3729	203.83
236	SEG23	3707	203.83
237	SEG24	3685	203.83
238	SEG25	3663	203.83
239	SEG26	3641	203.83
240	SEG27	3619	203.83
241	SEG28	3597	203.83
242	SEG29	3575	203.83
243	SEG30	3553	203.83
244	SEG31	3531	203.83
245	SEG32	3509	203.83
246	SEG33	3487	203.83
247	SEG34	3465	203.83
248	SEG35	3443	203.83
249	SEG36	3421	203.83
250	SEG37	3399	203.83
251	SEG38	3377	203.83
252	SEG39	3355	203.83
253	SEG40	3333	203.83
254	SEG41	3311	203.83
255	SEG42	3289	203.83
256	SEG43	3267	203.83
257	SEG44	3245	203.83
258	SEG45	3223	203.83
259	SEG46	3201	203.83
260	SEG47	3179	203.83
261	SEG48	3157	203.83
262	SEG49	3135	203.83
263	SEG50	3113	203.83

PAD	NAME	Х	Υ
264	SEG51	3091	203.83
265	SEG52	3069	203.83
266	SEG53	3047	203.83
267	SEG54	3025	203.83
268	SEG55	3003	203.83
269	SEG56	2981	203.83
270	SEG57	2959	203.83
271	SEG58	2937	203.83
272	SEG59	2915	203.83
273	SEG60	2893	203.83
274	SEG61	2871	203.83
275	SEG62	2849	203.83
276	SEG63	2827	203.83
277	SEG64	2805	203.83
278	SEG65	2783	203.83
279	SEG66	2761	203.83
280	SEG67	2739	203.83
281	SEG68	2717	203.83
282	SEG69	2695	203.83
283	SEG70	2673	203.83
284	SEG71	2651	203.83
285	SEG72	2629	203.83
286	SEG73	2607	203.83
287	SEG74	2585	203.83
288	SEG75	2563	203.83
289	SEG76	2541	203.83
290	SEG77	2519	203.83
291	SEG78	2497	203.83
292	SEG79	2475	203.83
293	SEG80	2453	203.83
294	SEG81	2431	203.83
295	SEG82	2409	203.83
296	SEG83	2387	203.83
297	SEG84	2365	203.83
298	SEG85	2343	203.83
299	SEG86	2321	203.83



PAD	NAME	Х	Υ
300	SEG87	2299	203.83
301	SEG88	2277	203.83
302	SEG89	2255	203.83
303	SEG90	2233	203.83
304	SEG91	2211	203.83
305	SEG92	2189	203.83
306	SEG93	2167	203.83
307	SEG94	2145	203.83
308	SEG95	2123	203.83
309	SEG96	2101	203.83
310	SEG97	2079	203.83
311	SEG98	2057	203.83
312	SEG99	2035	203.83
313	SEG100	2013	203.83
314	SEG101	1991	203.83
315	SEG102	1969	203.83
316	SEG103	1947	203.83
317	SEG104	1925	203.83
318	SEG105	1903	203.83
319	SEG106	1881	203.83
320	SEG107	1859	203.83
321	SEG108	1837	203.83
322	SEG109	1815	203.83
323	SEG110	1793	203.83
324	SEG111	1771	203.83
325	SEG112	1749	203.83
326	SEG113	1727	203.83
327	SEG114	1705	203.83
328	SEG115	1683	203.83
329	SEG116	1661	203.83
330	SEG117	1639	203.83
331	SEG118	1617	203.83
332	SEG119	1595	203.83
333	SEG120	1573	203.83
334	SEG121	1551	203.83
335	SEG122	1529	203.83

PAD	NAME	Х	Υ
336	SEG123	1507	203.83
337	SEG124	1485	203.83
338	SEG125	1463	203.83
339	SEG126	1441	203.83
340	SEG127	1419	203.83
341	SEG128	1397	203.83
342	SEG129	1375	203.83
343	SEG130	1353	203.83
344	SEG131	1331	203.83
345	SEG132	1309	203.83
346	SEG133	1287	203.83
347	SEG134	1265	203.83
348	SEG135	1243	203.83
349	SEG136	1221	203.83
350	SEG137	1199	203.83
351	SEG138	1177	203.83
352	SEG139	1155	203.83
353	SEG140	1133	203.83
354	SEG141	1111	203.83
355	SEG142	1089	203.83
356	SEG143	1067	203.83
357	SEG144	1045	203.83
358	SEG145	1023	203.83
359	SEG146	1001	203.83
360	SEG147	979	203.83
361	SEG148	957	203.83
362	SEG149	935	203.83
363	SEG150	913	203.83
364	SEG151	891	203.83
365	SEG152	869	203.83
366	SEG153	847	203.83
367	SEG154	825	203.83
368	SEG155	803	203.83
369	SEG156	781	203.83
370	SEG157	759	203.83
371	SEG158	737	203.83



PAD	NAME	X	Υ
372	SEG159	715	203.83
373	SEG160	693	203.83
374	SEG161	671	203.83
375	SEG162	649	203.83
376	SEG163	627	203.83
377	SEG164	605	203.83
378	SEG165	583	203.83
379	SEG166	561	203.83
380	SEG167	539	203.83
381	SEG168	517	203.83
382	SEG169	495	203.83
383	SEG170	473	203.83
384	SEG171	451	203.83
385	SEG172	429	203.83
386	SEG173	407	203.83
387	SEG174	385	203.83
388	SEG175	363	203.83
389	SEG176	341	203.83
390	SEG177	319	203.83
391	SEG178	297	203.83
392	SEG179	275	203.83
393	SEG180	253	203.83
394	SEG181	231	203.83
395	SEG182	209	203.83
396	SEG183	187	203.83
397	SEG184	165	203.83
398	SEG185	143	203.83
399	SEG186	121	203.83
400	SEG187	99	203.83
401	SEG188	77	203.83
402	SEG189	55	203.83
403	SEG190	33	203.83
404	SEG191	11	203.83
405	SEG192	-11	203.83
406	SEG193	-33	203.83
407	SEG194	-55	203.83

PAD	NAME	Х	Υ	
408	SEG195	-77	203.83	
409	SEG196	-99	203.83	
410	SEG197	-121	203.83	
411	SEG198	-143	203.83	
412	SEG199	-165	203.83	
413	SEG200	-187	203.83	
414	SEG201	-209	203.83	
415	SEG202	-231	203.83	
416	SEG203	-253	203.83	
417	SEG204	-275	203.83	
418	SEG205	-297	203.83	
419	SEG206	-319	203.83	
420	SEG207	-341	203.83	
421	SEG208	-363	203.83	
422	SEG209	-385	203.83	
423	SEG210	-407	203.83	
424	SEG211	-429	203.83	
425	SEG212	-451	203.83	
426	SEG213	-473	203.83	
427	SEG214	-495	203.83	
428	SEG215	-517	203.83	
429	SEG216	-539	203.83	
430	SEG217	-561	203.83	
431	SEG218	-583	203.83	
432	SEG219	-605	203.83	
433	SEG220	-627	203.83	
434	SEG221	-649	203.83	
435	SEG222	-671	203.83	
436	SEG223	-693	203.83	
437	SEG224	-715	203.83	
438	SEG225	-737	203.83	
439	SEG226	-759	203.83	
440	SEG227	-781	203.83	
441	SEG228	-803	203.83	
442	SEG229	-825	203.83	
443	SEG230	-847	203.83	



PAD	NAME	Х	Υ
444	SEG231	-869	203.83
445	SEG232	-891	203.83
446	SEG233	-913	203.83
447	SEG234	-935	203.83
448	SEG235	-957	203.83
449	SEG236	-979	203.83
450	SEG237	-1001	203.83
451	SEG238	-1023	203.83
452	SEG239	-1045	203.83
453	SEG240	-1067	203.83
454	SEG241	-1089	203.83
455	SEG242	-1111	203.83
456	SEG243	-1133	203.83
457	SEG244	-1155	203.83
458	SEG245	-1177	203.83
459	SEG246	-1199	203.83
460	SEG247	-1221	203.83
461	SEG248	-1243	203.83
462	SEG249	-1265	203.83
463	SEG250	-1287	203.83
464	SEG251	-1309	203.83
465	SEG252	-1331	203.83
466	SEG253	-1353	203.83
467	SEG254	-1375	203.83
468	SEG255	-1397	203.83
469	SEG256	-1419	203.83
470	SEG257	-1441	203.83
471	SEG258	-1463	203.83
472	SEG259	-1485	203.83
473	SEG260	-1507	203.83
474	SEG261	-1529	203.83
475	SEG262	-1551	203.83
476	SEG263	-1573	203.83
477	SEG264	-1595	203.83
478	SEG265	-1617	203.83
479	SEG266	-1639	203.83

PAD	NAME	Х	Υ
480	SEG267	-1661	203.83
481	SEG268	-1683	203.83
482	SEG269	-1705	203.83
483	SEG270	-1727	203.83
484	SEG271	-1749	203.83
485	SEG272	-1771	203.83
486	SEG273	-1793	203.83
487	SEG274	-1815	203.83
488	SEG275	-1837	203.83
489	SEG276	-1859	203.83
490	SEG277	-1881	203.83
491	SEG278	-1903	203.83
492	SEG279	-1925	203.83
493	SEG280	-1947	203.83
494	SEG281	-1969	203.83
495	SEG282	-1991	203.83
496	SEG283	-2013	203.83
497	SEG284	-2035	203.83
498	SEG285	-2057	203.83
499	SEG286	-2079	203.83
500	SEG287	-2101	203.83
501	SEG288	-2123	203.83
502	SEG289	-2145	203.83
503	SEG290	-2167	203.83
504	SEG291	-2189	203.83
505	SEG292	-2211	203.83
506	SEG293	-2233	203.83
507	SEG294	-2255	203.83
508	SEG295	-2277	203.83
509	SEG296	-2299	203.83
510	SEG297	-2321	203.83
511	SEG298	-2343	203.83
512	SEG299	-2365	203.83
513	SEG300	-2387	203.83
514	SEG301	-2409	203.83
515	SEG302	-2431	203.83



PAD	NAME	Х	Υ
516	SEG303	-2453	203.83
517	SEG304	-2475	203.83
518	SEG305	-2497	203.83
519	SEG306	-2519	203.83
520	SEG307	-2541	203.83
521	SEG308	-2563	203.83
522	SEG309	-2585	203.83
523	SEG310	-2607	203.83
524	SEG311	-2629	203.83
525	SEG312	-2651	203.83
526	SEG313	-2673	203.83
527	SEG314	-2695	203.83
528	SEG315	-2717	203.83
529	SEG316	-2739	203.83
530	SEG317	-2761	203.83
531	SEG318	-2783	203.83
532	SEG319	-2805	203.83
533	SEG320	-2827	203.83
534	SEG321	-2849	203.83
535	SEG322	-2871	203.83
536	SEG323	-2893	203.83
537	SEG324	-2915	203.83
538	SEG325	-2937	203.83
539	SEG326	-2959	203.83
540	SEG327	-2981	203.83
541	SEG328	-3003	203.83
542	SEG329	-3025	203.83
543	SEG330	-3047	203.83
544	SEG331	-3069	203.83
545	SEG332	-3091	203.83
546	SEG333	-3113	203.83
547	SEG334	-3135	203.83
548	SEG335	-3157	203.83
549	SEG336	-3179	203.83
550	SEG337	-3201	203.83
551	SEG338	-3223	203.83

PAD	NAME	Х	Υ
552	SEG339	-3245	203.83
553	SEG340	-3267	203.83
554	SEG341	-3289	203.83
555	SEG342	-3311	203.83
556	SEG343	-3333	203.83
557	SEG344	-3355	203.83
558	SEG345	-3377	203.83
559	SEG346	-3399	203.83
560	SEG347	-3421	203.83
561	SEG348	-3443	203.83
562	SEG349	-3465	203.83
563	SEG350	-3487	203.83
564	SEG351	-3509	203.83
565	SEG352	-3531	203.83
566	SEG353	-3553	203.83
567	SEG354	-3575	203.83
568	SEG355	-3597	203.83
569	SEG356	-3619	203.83
570	SEG357	-3641	203.83
571	SEG358	-3663	203.83
572	SEG359	-3685	203.83
573	SEG360	-3707	203.83
574	SEG361	-3729	203.83
575	SEG362	-3751	203.83
576	SEG363	-3773	203.83
577	SEG364	-3795	203.83
578	SEG365	-3817	203.83
579	SEG366	-3839	203.83
580	SEG367	-3861	203.83
581	SEG368	-3883	203.83
582	SEG369	-3905	203.83
583	SEG370	-3927	203.83
584	SEG371	-3949	203.83
585	SEG372	-3971	203.83
586	SEG373	-3993	203.83
587	SEG374	-4015	203.83



PAD	NAME	Х	Υ
588	SEG375	-4037	203.83
589	SEG376	-4059	203.83
590	SEG377	-4081	203.83
591	SEG378	-4103	203.83
592	SEG379	-4125	203.83
593	SEG380	-4147	203.83
594	SEG381	-4169	203.83
595	SEG382	-4191	203.83
596	SEG383	-4213	203.83
610	COM126	-4609.88	203.83
611	COM124	-4631.88	203.83
612	COM122	-4653.88	203.83
613	COM120	-4675.88	203.83
614	COM118	-4697.88	203.83
615	COM116	-4719.88	203.83
616	COM114	-4741.88	203.83
617	COM112	-4763.88	203.83
618	COM110	-4785.88	203.83
619	COM108	-4807.88	203.83
620	COM106	-4829.88	203.83
621	COM104	-4851.88	203.83
622	COM102	-4873.88	203.83
623	COM100	-4895.88	203.83
624	COM98	-4917.88	203.83
625	COM96	-4939.88	203.83
626	COM94	-4961.88	203.83
627	COM92	-4983.88	203.83
628	COM90	-5005.88	203.83
629	COM88	-5027.88	203.83
630	COM86	-5049.88	203.83
631	COM84	-5071.88	203.83
632	COM82	-5093.88	203.83
633	COM80	-5115.88	203.83
634	COM78	-5137.88	203.83
635	COM76	-5159.88	203.83
636	COM74	-5181.88	203.83


PAD	NAME	Х	Υ
637	COM72	-5203.88	203.83
638	COM70	-5225.88	203.83
639	COM68	-5247.88	203.83
640	COM66	-5269.88	203.83
641	COM64	-5291.88	203.83
642	COM62	-5313.88	203.83
643	COM60	-5335.88	203.83
644	COM58	-5357.88	203.83
645	COM56	-5379.88	203.83
646	COM54	-5401.88	203.83
647	COM52	-5423.88	203.83
648	COM50	-5445.88	203.83
649	COM48	-5467.88	203.83
650	COM46	-5489.88	203.83
651	COM44	-5511.88	203.83
652	COM42	-5533.88	203.83
653	COM40	-5555.88	203.83
654	COM38	-5577.88	203.83
655	COM36	-5599.88	203.83
656	COM34	-5621.88	203.83
657	COM32	-5643.88	203.83
658	COM30	-5665.88	203.83
659	COM28	-5687.88	203.83
660	COM26	-5709.88	203.83
661	COM24	-5642.23	74.74
662	COM22	-5642.23	52.74
663	COM20	-5642.23	30.74
664	COM18	-5642.23	8.74
665	COM16	-5642.23	-13.26
666	COM14	-5642.23	-35.26
667	COM12	-5642.23	-57.26
668	COM10	-5642.23	-79.26
669	COM8	-5642.23	-101.26
670	COM6	-5642.23	-123.26
671	COM4	-5642.23	-145.26
672	COM2	-5642.23	-167.26



PAD	NAME	Х	Υ
673	COM0	-5642.23	-189.26
	LMARK1	-5717.5	-267.5
	LMARK2	5717.5	-267.5



7 BLOCK DIAGRAM





8 PIN DESCRIPTION

8.1 Power Supply

Name	I/O	Description
VDD	Supply	Power supply for logic circuit.
VDD2	Supply	Power supply for Booster circuit.
VDD3	Supply	Power supply for LCD.
VDD4	Supply	Power supply for LCD.
VDD5	Supply	Power supply for LCD.
VSS	Supply	Ground for logic circuit. Ground system should be connected together.
VSS1	Supply	Ground for OSC circuit. Ground system should be connected together.
VSS2	Supply	Ground for Booster circuit. Ground system should be connected together.
VSS4	Supply	Ground for LCD. Ground system should be connected together.



8.2 LCD Power Supply Pins

Name	I/O	Description							
		Positive LCD driver supply voltages.							
V0 _{OUT}		V0 _{OUT} is the output voltage of V0 generated by ST7687A.							
V0 _{IN}	I/O	V0 _{IN} is the input pin of power supply to generate V0 voltage for LCD.							
V0 _s		$V0_S$ is the input pin of power supply to sense the V0 voltage.							
		$V0_{OUT}$ $\sim V0_{IN}$ & $V0_{S}$ should be connected together by FPC.							
		Negative LCD driver supply voltages.							
XV0 _{OUT}		XV0 _{OUT} is the output voltage of XV0 generated by ST7687A.							
XV0 _{IN}	I/O	XV0 _{IN} is the input pin of power supply to generate XV0 voltage for LCD.							
XV0 _s		XV0 _S is the input pin of power supply to sense the XV0 voltage.							
		XV0 _{OUT} · XV0 _{IN} & XV0 _S should be connected together by FPC.							
		Bias LCD driver supply voltages.							
		Vg _{OUT} is the output voltage of Vg generated by ST7687A.							
		Vg_{IN} is the input pin of power supply to generate Vg voltage for LCD.							
		Vg _S is the input pin of power supply to sense the Vg voltage.							
		Vg _{OUT} → Vg _{IN} & Vg _S should be connected together by FPC.							
Vg _{out}		Vm is the I/O pin of LCD bias supply voltage.							
Vg _{IN}		Voltages should have the following relationship;							
Vg _S	I/O	V0 > Vg > Vm > VSS > XV0.							
V gs Vm		VDDA-0.7V $>$ Vm $>$ 0.9V , 2 x VDDA-0.6V \ge Vg $>$ 1.8V							
		When the internal power circuit is active, these voltages are generated as following table							
		according to the state of LCD bias.							
		LCD bias Vg Vm							
		1/N bias (2/N) x V0 (1/N) x V0							
		NOTE: N = 7 to 12							
		Voltage regulator for digital circuit.							
\/D4		VD1 _{out} is voltage output from regulator circuit.							
VD1 _{out} VD1 _{in}	I/O	VD1 _{in} is voltage input to digital circuit.							
		VD1 _{in} and VD1 _{out} should be connected together by FPC.							
		Note: Refer to INTVD1 description							



8.3 System Control

Name	I/O	Description							
CLS	ı	Reserved for testing only.							
CLS	I	Please fix this pin to VDD.							
CL	I/O	Reserv	ed for testing o	nly. Leave this	pin open.				
VREF	0	Refere	nce voltage out	put for monitor	only. Left it opened.				
TCAP	I/O	Test pi	Test pin. Left it opens.						
\		When	When writing PROM, it needs outer power supply voltage 6.5~6.75V (>8mA) input to write						
VPP	ı	succes	successfully.						
			Typical	Tolerance	Level of INTVD1	Capacitor of VD1 to			
			VDDI			VSS			
	_		1.8V	4.05\/.0.0\/	VSS	Unnecessary			
INTVD1	I		2.8V	1.65V~2.9V	VSS	Unnecessary			
			3.0V	201/221/	VDD	necessary			
			3.3V	- 2.9V~3.3V	VDD	necessary			
		[



8.4 Microprocessor Interface

Name	I/O	Description						
/RST		Reset input pin						
/K31	Į.	When /RST is "L", initialization is executed.						
		Parallel / Seria	Parallel / Serial data input select input					
			F3 IF2	IF1	MPU interface type			
			н н	Н	80 series 16-bit parallel			
			н н	L	80 series 8-bit parallel			
IF[3:1]	ı		H L	Н	68 series 16-bit parallel			
15[3.1]	ı		H L	L	68 series 8-bit parallel			
			L H	Н	8-bit serial (4 line)			
			L H	L	9-bit serial (3 line)			
		Note:						
		Refer to Table 1 fo	r detail interfa	ce conne	ctions.			
		Chip select inp	ut pins					
/CS	I	Data / Instruction	on I/O is en	abled o	nly when /CS is "L". When	chip select is	non-active,	
		D0 to D15 beco	ome high in	npedano	ce.			
		Register select	input pin					
		In parallel interface:						
A0		A0 = "H": D0 to D15 or SI are display data						
7.0	•	A0 = "L": D0 to D15 or SI are control Command						
		In 3-line/4-line interface:						
		This pad will be	e used for S	CL fund	ction.			
		RW_WR pin is	only used i	n parall	el interface.			
		MPU type	RW_WR		Description			
				Rea	d / Write control input pin			
		6800-series	RW	Write	e status: RW = "L".			
RW_WR	I			Rea	d status: RW = "H".			
				Write	e enable clock input pin			
		8080-series	WR	The	data on D0 to D15 are latch	ned at the		
					g edge of the /WR signal.			
		When in the serial interface, connect it to VDDI.						



		E_RD pin is on	ly used in	parallel interface.		
		MPU Type	E_RD	Description		
				Enable clock pin:		
				Write status: The data on D0 to D15 are		
		6800-series	E	latched at the falling edge of the E signal.		
E_RD	I			Read status: The data on D0 to D15 are		
				latched at the rising edge of the E signal.		
				Read enable clock input pin		
		8080-series	/RD	The data on D0 to D15 are latched at the		
				falling edge of the /WR signal.		
		When in the se	rial interfa	ace, connect it to VDDI.		
		They connect to	the stan	dard 8/16-bit MPU bus via the 8/16bit bi-direction	al bus.	
		When the following interface is selected and the /CS pin is high, the following pins				
		become high impedance.				
		1. In 8-bit parallel: D15-D8 pins are in the state of high impedance should connect				
D15 to D0	I/O	VDDI				
		2. In 3-line/4-line interface D0 pad will be used for SI function				
		3. In 4-line interface D1 pad will be used for A0 function				
		4. In Serial interface: unused pins are in the state of high impedance should connect				
		to VDDI.				
SI	1			data when the serial interface is selected.(3 line a	and 4 line)	
		It is used by "D				
			•	al clock when the serial interface is selected.		
SCL	I			the rising edge. (3 line and 4 line)		
		It is used by "A0" pad, See Table 1.				
TE	0	Tearing effect output.				
		PROM burn-in	control Pi	n.		
/EXT	1	There is a pull-	high resis	tor between /EXT &VDD in ST7687A.		
/L/	1	When burning I	PROM, pl	ease add an external VSS on /EXT. (needs exter	nal power	
		supply voltage	VPP=6.5\	/)		

NOTE:

- 1. Microprocessor interface pins should not be floating in any operation mode.
- 2. Unused pin should connect to VDDI (Supply Digital Voltage).




8.5 LCD Driver Outputs

Name	I/O	Description					
		LCD segment driver outputs					
		The display data a	nd the M signal cor	trol the output voltag	e of segment driver.		
		Diamley date	M (Internal)	Segment driver output voltage			
0500		Display data	M (Internal)	Normal display	Reverse display		
SEG0 to	0	Н	Н	Vg	VSS		
SEG383		Н	L	VSS	Vg		
3EG303		L	Н	VSS	Vg		
		L	L	Vg	VSS		
		Sleep-Ir	n mode	VSS	VSS		
		LCD common driver outputs The internal scanning data and M signal control the output voltage of common drive					
		Scan data	M (Internal)	Common drive	r output voltage		
COM0		Н	Н	X	V0		
to	0	Н		VO			
		П	L	\	/0		
COM127		L	H		/0 /m		
			H L	V			



Driving Waveform



ST7687A I/O PIN ITO Resister Limitation


Pin Name	ITO Resister
VDD, VDD2~VDD5, VSS,VSS1,VSS2,VSS4,SI(in parallel interface is D0), VD1 _{in} , VD1 _{out}	<100Ω
$V0_{IN},\ V0_{OUT},\ V0_S\ ,XV0_{IN},\ XV0_{OUT}\ ,XV0_S\ ,\ Vg_{IN},\ Vg_{OUT}\ ,Vg_S\ ,Vm$	<300Ω
VPP	<50Ω
A0, E_RD, RW_WR, /CS, D0(in parellel interface),D1,D15, (SCL), TE, INTVD1	<1ΚΩ
/RST	<10ΚΩ
IF[3:1], CLS, /EXT	<1ΚΩ
TCAP, CL, VREF	Floating

NOTE:

1. Make sure that the ITO resistance of COM0 ~ COM127 is equal, and so is it of SEG0 ~ SEG383.

These limitations include the bottleneck of ITO layout.

2. ITO layout suggestion is shown as below:





9 FUNCTIONAL DESCRIPTION

9.1 Microprocessor Interface

Chip Select Input

/CS pin is chip selection. The ST7687A is active when /CS=L. In serial interface mode, the internal shift register and the counter are reset when /CS=H.

Ver. 1.2 40/203 2010/04



9.2 Selecting Parallel / Serial Interface

ST7687A has four types of interfaces with an MPU, which are two serial and two parallel interfaces. These parallel or serial interfaces are determined by IF pin as shown in Table 1.

I/I	Mode Pin Assignment									
IF3	IF2	IF	I/F Description	/CS	Α0	E_RD	RW_WR	Used Data Bus	D1	D0
		1								
Н	Н	Н	80 serial 16-bit parallel	/CS	A0	/RD	/WR	D15~D2	D1	D0
Н	Н	L	80 serial 8-bit parallel	/CS	A0	/RD	WR	D7~D2	D1	D0
Н	L	Н	68 serial 16-bit parallel	/CS	A0	Е	R/W	D15~D2	D1	D0
Н	L	L	68 serial 8-bit parallel	/CS	A0	E	R/W	D7~D2	D1	D0
L	Н	Н	8-bit SPI mode (4 line)	/CS	SCL				A0	SI
L	Н	L	9-bit SPI mode (3 line)	/CS	SCL					SI


Table 1 Parallel / Serial Interface Mode

9.2.1 8-bit or 16-bit Parallel Interface

The ST7687A identifies the type of the data bus signals according to the combination of A0, /RD (E) and /RR (R/W) signals, as shown in Table 2.

Common	6800-	6800-series 8080-serie		series	Description
A0	R/W	E	/WR	/RD	Description
Н	Н	1	Н	\downarrow	Display data read out
Н	Н	1	Н	\downarrow	Register status read
L	L	\	1	Н	Instruction write
Н	L	↓	↑	Н	Display data write

Table 2 Parallel Data Transfer






Figure 1 Parallel Data Transfer Example Chart

Relation between Data Bus and Gradation Data

ST7687A offers 256, 4096 and 65K color display. Use the command for switching between these modes.

(1) 256-color display

1. 8-bit mode

D7, **D6**, **D5**, **D4**, **D3**, **D2**, **D1**, **D0**: **RRRGGGBB** 1st-write

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes.

(2) 4096-color display

(1-1) Type A 4096 color display

1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGG 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: BBBBRRRR 2nd-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB 3rd-write

There are 3 write operations for 2 pixel data.

1st pixel data is written in the display data RAM when 2nd –write operation finishes, and 2nd pixel data is written in the display data RAM when 3rd–write operation finishes.

2. 16-bit mode

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGGBBBBXXXX 1st-write

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes. "X" are ignored dummy bits.

(1-2) Type B 4096 color display



1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRRR 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB 2nd-write

There are 2 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 2nd –write operation finishes. "X" are ignored dummy bits.

2. 16-bit mode

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRRGGGGBBBB 1st-write

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st –write operation finishes. "X" are ignored dummy bits.

(3) 65K color display

1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: RRRRRGGG 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGBBBBB 2nd-write

There are 2 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 2nd –write operation finishes.

2. 16-bit mode

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRRGGGGGGBBBBB 1st-write

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st –write operation finishes.

9.2.2 8- and 9-bit Serial Interface


The 8-bit serial interface uses four pins /CS, SI, SCL, and A0 to write in commands and data. Meanwhile, the 9-bit serial interface uses three pins /CS, SI and SCL for the same purpose.

Data read is not available in the serial interface. Data must write to IC with 8 bits for each time. The relation between gray-scale data and data bus in the serial input is the same as that in the 8-bit parallel interface mode at every gradation.


(1) 8-bit serial interface (4-line)

When entering data (parameters): A0= HIGH at the rising edge of the 8th SCL.






When entering command: A0= LOW at the rising edge of the 8th SCL




When entering reading command:




(2) 9-bit serial interface (3-line)

When entering data (parameters): SI= HIGH at the rising edge of the 1st SCL.




When entering command: SI= LOW at the rising edge of the 1st SCL.





When entering reading command:



- If /CS is set to HIGH while the 8 bits from D7 to D0 are entered, the data concerned is invalidated. Before entering succeeding sets of data, you must correctly input the data concerned again.
- In order to avoid data transfer error due to incoming noise, it is recommended to set /CS at HIGH on byte basis to initialize the serial-to-parallel conversion counter and the register.



9.2.3 8-bit and 9-bit Serial Interface Data Color Coding


8-bit serial interface (4-line)

(1) 256-color display

R 3-bit, G 3-bit, B 2-bit, 256 colors

There is 1 pixel (= 3 sub-pixels) per byte.

There is 1 pixel (= 3 sub-pixels) per byte.




Note: R2, G2, B1 are the most significant bits and R0, G0, B0 are the least significant bits.

(2) 65K-color display

R 5-bit, G 6-bit, B 5-bit, 65,536 colors

There is 1 pixel (= 3 sub-pixels) per 2 byte.

There is 1 pixel (= 3 sub-pixels) per 2 byte.



Note: R4, G5, B4 are the most significant bits and R0, G0, B0 are the least significant bits.




9-bit serial interface (3-line)

(1)256-color display

R 3-bit, G 3-bit, B 2-bit, 256 colors

There is 1 pixel (= 3 sub-pixels) per byte.

There is 1 pixel (= 3 sub-pixels) per byte.




Note: R2, G2, B1 are the most significant bits and R0, G0, B0 are the least significant bits.

(1)65K-color display

R 5-bit, G 6-bit, B 5-bit, 65,536 colors

There is 1 pixel (= 3 sub-pixels) per 2 byte.

There is 1 pixel (= 3 sub-pixels) per 2 byte.




Note: R4, G5, B4 are the most significant bits and R0, G0, B0 are the least significant bits.



9.3 Access to DDRAM and Internal Registers

ST7687A realizes high-speed data transfer because the access from MPU is a sort of pipeline processing done via the bus holder attached to the internal, requiring the cycle time alone without needing the wait time. For example, when MPU writes data to the DDRAM, the data is once held by the bus holder and then written to the DDRAM before the succeeding write cycle is started. When MPU reads data from the DDRAM, the first read cycle is dummy and the bus holder holds the data read in the dummy cycle, and then it read from the bus holder to the system bus in the succeeding read cycle. Figure 2 illustrates these relations.

In 80-series interface mode:






Figure 2 Write / Read Operation between MPU and ST7687A

Ver. 1.2 48/203 2010/04




9.4 Display Data RAM (DDRAM)

9.4.1 DDRAM

It is 128 X 128 X 16 bits capacity RAM prepared for storing dot data. Refer to the following memory map for the RAM configuration.

Memory Map



You can change position of R and B with MADCTR command.

9.4.2 Address Control

The address counter sets the addresses of the display data RAM for writing.

Data is written pixel into the RAM matrix of ST7687A. The data for one pixel or two pixels is collected (RGB 5-6-5-bit), according to the data formats. As soon as this pixel-data information is complete, the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=127 (7Fh) and Y=0 to Y=127 (7Fh). Addresses outside these ranges are not allowed.



Before writing to the RAM, a window must be defined into which will be written. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=127 (7Fh), YE=127 (7Fh).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (MV=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS). For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR", define flags MV, MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Figure 3 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data must be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as below:

Condition	Column Counter	Row Counter
When RAMWR command is accepted	Return to "Start	Return to "Start
	Column (XS)"	Row (YS)"
Complete Pixel Read / Write action	Increment by 1	No change
The Column counter value is larger than "End Column (XE)"	Return to "Start	Increment by 1
	Column (XS)"	
The Column counter value is larger than "End Column (XE)"	Return to "Start	Return to "Start
and the Row counter value is larger than "End Row (YE)"	Column (XS)"	Row (YS)"

Ver. 1.2 50/203 2010/04






Figure 3 Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)



9.4.3 I/O Buffer Circuit

It is the bi-directional buffer used when MPU reads or writes the DDRAM. Since MPU's read or write of DDRAM is performed independently from data output to the display data latch circuit, asynchronous access to the DDRAM when the LCD is turned on does not cause troubles such as flicking of the display images.

9.4.4 Scroll Address Circuit

The circuit associates lines on DDRAM with COM output. ST7687A processes signals for the liquid crystal display on 1-line basis. Thus, when specifying a specific area in the area scroll display or partial display, you must designate it in line.


9.4.5 Display data Latch Circuit


This circuit is used to temporarily hold display data to be output from the DDRAM to the SEG decoder circuit. Since display normal/inverse and display on/off commands are used to control data in the latch circuit alone, they do not modify data in the DDRAM.

9.4.6 Normal Display On or Partial Mode On, Vertical Scroll Off

In this mode, contents of the frame memory within an area where column address is 00h to 7Fh and row address is 00h to 7Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column address, row address) = (0, 0). Example 1) Normal Display On





Example2) Partial Display On: PSL[6:0] = 04h, PEL[6:0] = 7Ch, MADCTR (ML)=0

9.4.7 Vertical Scroll/Rolling Scroll

9.4.7.1 Rolling Scroll

There is just one types of vertical scrolling, which are determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).





Figure 4 Rolling Scroll Definition


When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) =128. In this case, 'rolling' scrolling is applied as shown below. All the memory contents will be used.

Example1) Panel size=128 x 128, TFA =3, VSA=123, BFA=2, SSA=4, MADCTR ML=0: Rolling Scroll





Example2) Panel size=128 x 128, TFA =3, VSA=123, BFA=2, SSA=4, MADCTR ML=1: Rolling Scroll (TFA and BFA are exchanged)



9.4.7.2 Vertical Scroll Example

There are 2 types of vertical scrolling, which are determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).


Case 1: TFA + VSA + BFA<128

N/A. Do not set TFA + VSA + BFA<128. In that case, unexpected picture will be shown.


Case 2: TFA + VSA + BFA=128 (Rolling Scrolling)

Example 1) When MADCTR parameter ML="0", TFA=0, VSA=128, BFA=0 and VSCSAD=40.





Example2) When MADCTR parameter ML="1", TFA=10, VSA=118, BFA=0 and VSCSAD=30.






9.4.8 Tearing Effect Output Line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

9.4.8.1 Tearing Effect Line Modes



Mode 1, the Tearing Effect Output signal consists of V-Sync (tVHD) information. It starts at 111th line signal and ends at the 128th line signal. There is one high pulse during each frame.

Mode 2, the Tearing Effect Output signal consists of both H-Sync (tHDH) and V-Sync (tVDH) information. TE pin outputs tHDH pulse on each COM scan signal. During 111th ~ 128th line signal, it output a high pulse which equals: 1 tHDH + 1 tVDH.

Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

Ver. 1.2 56/203 2010/04



9.4.8.2 Tearing Effect Line Timing

The Tearing Effect signal is described below:





Figure 5 AC characteristics of Tearing Effect Signal

Idle Mode Off (Frame Rate = 77Hz, Nline=0x00)

Symbol	Parameter	Min	Тур	Max	Unit	Description
tVDL	Vertical Timing Low Duration		11.11		ms	Mode1
tVDH	Vertical Timing High Duration	1	1.82		ms	ivioue i
tHDL	Horizontal Timing Low Duration	-	92		us	Mode2
tHDH	Horizontal Timing High Duration	3	6		us	iviodez

Note: The signal's rise and fall time (tf, tr) are stipulated to be equal to or less than 15ns.





9.5 Gray-Scale Display

ST7687A incorporates a 4FRC & 31 PWM function circuit to display a 64 gray-scale display.

9.6 Oscillation circuit

ST7687A is built-in an oscillator circuit. It provides internal clock without external resistor. This oscillator signal is used in the voltage converter and display timing generation circuit.

Ver. 1.2 58/203 2010/04



9.7 Display Timing Generator Circuit

This circuit generates some signals to be used for displaying LCD. The display clock, which is generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock and the display data latch circuit latches the 128-pixels display data in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M), which enables the LCD driver to make an AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. The frame signal or the line signal changes the M by setting internal instruction. Driving waveform and internal timing signal are shown in Figure 6.




Figure 7 N-Line Inversion Driving Waveform (N=10, Duty Ratio=1/128)



9.8 POWER LEVEL DEFINITION

9.8.1 Power ON/OFF SEQUENCE

NOTE: VDDI=VDD; VDDA=VDD2, VDD3, VDD4, VDD5

During power off, if LCD is in the Sleep Out mode, VDDA and VDDI must be powered down minimum 120msec after /RST has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDDA can be powered down minimum 0msec after /RST has been released.


/CS can be applied at any timing or can be permanently grounded. /RST has priority over /CS.

If /RST line is not held stable by host during Power On Sequence as defined in Sections case1 and case2, then it will be necessary to apply a Hardware Reset (/RST) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below:

/RST line is held High or Unstable by Host at Power On

If /RST line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDDA and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

Ver. 1.2 60/203 2010/04



9.8.2 Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out:

In this mode, the display is able to show maximum 65K colors.

2. Partial Mode On, Idle Mode Off, Sleep Out:

In this mode part of the display is used with maximum 65K colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out:

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out:

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode:

In this mode, the DC:DC converter, internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with Digital VDD power supply. Contents of the memory are safe.

6. Power Off Mode:

In this mode, both Analog VDD and Digital VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

Ver. 1.2 61/203 2010/04



9.9 Liquid Crystal Driver Power Circuit

The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are controlled by power control instruction. For details, refers to "Instruction Description". Figure 8 shows the referenced combinations in using Power Supply circuits.




Figure 8 DC/DC Booster Block Diagram

9.9.1 Voltage Regulator Circuits

There is a built-in voltage regulator circuits in ST7687A for generating V0. After internal voltage is regulated by voltage regulator circuit, V0 is generated. Detail explanation of V0 set is listed below:

9.9.1.1 Set V0 (Temperatue = 24° C)

```
V0=a+{Vop[8:0]+Vop-offset[6:0]+(EV[6:0]-3Fh)}xb (V)

Example:

Vop[8:0]=011010010

Vop-offset[6:0]=0000000

EV[6:0]=0111111

V0=3.6 + { 210 + 0 + (63-63) } x 0.04 =12 (V)
```

- a is a fixed constant value (see Table 3).
- b is a fixed constant value (see Table 3).
- Vop [8:0] is the programmed VOP value. The programming range for Vop [8:0] is 0 to 410 (19Ahex).
- The range of contrast is 128 steps for fine tuning VOP.

Ver. 1.2 62/203 2010/04




SYMBOL	VALUE	UNIT
а	3.60	V
b	0.04	V

Table 3 Fixed Constant For V0 Setting

V0 restriction:

Because Vg should larger than 1.8V, ST7687A V0 value should be higher than 1.8 x Bias / 2 (V) and lower than 18V. V0 value outside the available range is undefined. Users has to ensure while selecting the temperature compensation that under all conditions and including all tolerances that the V0 voltage remains in the range.

Bias	Min	Max
1/7	6.3	18.00
1/8	7.2	18.00
1/9	8.1	18.00
1/10	9	18.00
1/11	9.9	18.00
1/12	10.8	18.00



Ver. 1.2 63/203 2010/04



9.9.1.2 Set V0 With Temperature Compensation

There are 16-line slope in each temperature steps and customer can select one line slope of temperature compensation coefficiency for each temperature step. Each temperature step is 8°C. Please see Figure 9 as below.




Figure 9 Relationship of V0 and Temperature Compensation


In command TEMPSEL (see section 10.1.62) each MTx, where x=0, 1, 2,..., E, F, has a value between 0 and 15. MTx = 0 results in 0V increment on V0, MTx = 1 results in Mx=5mV increment, ..., MTx = 15 results in Mx=15x5mV=75mV increment. Note that each MTx individually corresponds to a temperature interval; The relations between Mx and V0 quantity due to temperature V0(T) are described in the equations shown as follows:

Temperature range	Equation V0(V) at temperature=T℃
-40°C ≦ T < -32°C	$V0(T) = V0(T_{24}) + (-32-T) \cdot M0 + (M1 + M2 + M3 + M4 + M5 + M6 + M7) \cdot 8$
-32°C ≦ T < -24°C	$V0(T) = V0(T_{24}) + (-24-T) \cdot M1 + (M2 + M3 + M4 + M5 + M6 + M7) \cdot 8$
-24°C ≦ T < -16°C	$V0(T) = V0(T_{24}) + (-16-T) \cdot M2 + (M3 + M4 + M5 + M6 + M7) \cdot 8$
-16°C ≦ T < -8°C	$V0(T) = V0(T_{24}) + (-8-T) \cdot M3 + (M4 + M5 + M6 + M7) \cdot 8$
-8°C ≤ T < 0°C	$V0(T) = V0(T_{24}) + (0-T) \cdot M4 + (M5 + M6 + M7) \cdot 8$
0° C \leq T $<$ 8° C	$V0(T) = V0(T_{24}) + (8-T) \cdot M5 + (M6 + M7) \cdot 8$
8°C ≦ T < 16°C	$V0(T) = V0(T_{24}) + (16-T) \cdot M6 + M7 \cdot 8$
16° C \leq T $<$ 24 $^{\circ}$ C	$V0(T) = V0(T_{24}) + (24-T) \cdot M7$
24 °C ≦ T < 32 °C	$V0(T) = V0(T_{24}) - (T-24) \cdot M8$
32°C ≦ T < 40°C	$V0(T) = V0(T_{24}) - (T-32) \cdot M9 - M8 \cdot 8$
40°C ≦ T < 48°C	$V0(T) = V0(T_{24}) - (T-40) \cdot M10 - (M9 + M8) \cdot 8$
48°C ≦ T < 56°C	$V0(T) = V0(T_{24}) - (T-48) \cdot M11 - (M10 + M9 + M8) \cdot 8$
56° C \leq T $<$ 64° C	$V0(T) = V0(T_{24}) - (T-56) \cdot M12 - (M11 + M10 + M9 + M8) \cdot 8$

Ver. 1.2 64/203 2010/04



64°C ≤ T < 72°C	$V0(T) = V0(T_{24}) - (T-64) \cdot M13 - (M12 + M11 + M10 + M9 + M8) \cdot 8$
72°C ≦ T < 80°C	$V0(T) = V0(T_{24}) - (T-72) \cdot M14 - (M13 + M12 + M11 + M10 + M9 + M8) \cdot 8$
80°C ≦ T < 88°C	$V0(T) = V0(T_{24}) - (T-80) \cdot M15 - (M14 + M13 + M12 + M11 + M10 + M9 + M8) \cdot 8$



Note:

Please make sure to avoid any kind of heating source closing to ST7687A such as back light, to prevent Vop is not anticipative because of temperature compensate circuit worked.

Ver. 1.2 65/203 2010/04



9.9.1.3 V0 fine tuning

ST7687A has 2 commands for fine tuning V0. These commands are VopOfsetInc (see section 10.1.43) and VopOfsetDec (see section 10.1.44). When writing VopOfsetInc into IC for each time, V0 would increase 40mV; when writing VopOfsetDec into IC for each time, V0 would decrease 40mV.

Example:

Vop [8:0] = 011010010

EV [6:0] = 0111111

VopOfsetInc x2

 \rightarrow V0=3.6 + {210 + (63-63)} x 0.04 + 0.04x2 =12.08 (V)

9.9.2 Voltage Follower Circuits

There is a build-in voltage follower circuits in ST7687A for generating Vg and Vm. These voltages are decided by bias ratio selection circuitry which is set by users with software to control 1/7 to 1/12 bias ratios to match the optimum display performance of LCD panel. Bias driving rule is listed below:

LCD bias	Vg	Vm
1/N bias	(2/N) x V0	(1/N) x V0

N=7 to 12

9.9.3 PROM Setting Flow

ST7687A provides the Write and Read function to write the electronic control value and built-in resistance ratio into built-in PROM, and then read them from it. Using the Write and Read functions, you can store these values appropriate to each LCD panel. This function is very convenient for user in setting from some different panel's voltage. But using this function must attention the setting procedure. Please see the following diagram.




Figure 10 V0 value control for different modules by loading PROM offset

Note1: This setting flow is used for LCM assembler.

Note2: PROM shouldn't be written without preceding loading correctly from PROM in order to avoid some errors during IC operation.

Note3: When writing value to PROM, the voltage of VPP must be 6.5V~6.75V; the current of Ivpp must be more than 8mA.

Note4: If the PROM is exposed to a high temperature for hours, data in the memory cell may probably be lost before the data retention guarantee period. To retain data in the memory cell, keep the memory cell below $90\,\mathrm{C}$. The data retention guarantee period is specified including the retention period.

Ver. 1.2 66/203 2010/04



9.10 Frequency Temperature Gradient Compensation Coefficient

ST7687A will auto-switch frame rate on different temperature such as Figure 11. TA, TB and TC are frame rate switching temperatures which can be defined by customer with command TMPRNG (see section 10.1.60). FA, FB, FC and FD are switched frame rate which also can be defined by customer with command FRMSEL (see section 10.1.62). The frame rate range is from 38.8Hz to 194Hz.

When the temperature is in increasing state, frame rate changes to the higher step at TA/TB/TC+TH ($^{\circ}$ C). When the temperature is in decreasing state, frame rate changes to the lower step at TA/TB/TC. For example: TC=10 $^{\circ}$ C and TH=5 $^{\circ}$ C, FC switches to FD at 15 $^{\circ}$ C but FD switches to FC at 10 $^{\circ}$ C. Please take Figure 11 for reference.




Figure 11 Relationship of Frequency and Temperature Compensation

Ver. 1.2 67/203 2010/04



10 INSTRUCTIONS

10.1 Instruction Table

Command Table														
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
(00h)	NOP	0	1	0	0	0	0	0	0	0	0	0	No Operation	10.1.1
(01h)	SWRESET	0	1	0	0	0	0	0	0	0	0	1	Software reset	10.1.2
(09h)	RDDST	0	1	0	0	0	0	0	1	0	0	1	Read Display Status	10.1.3
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	ST31	ST30	ST29	ST28	ST27	ST26	ST25	ST24	(D31-D24)	
-		1	0	1	ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16	(D23-D16)	
-		1	0	1	ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8	(D15-D8)	
-		1	0	1	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0	(D7-D0)	
(0Ah)	RDDPM	0	1	0	0	0	0	0	1	0	1	0	Read Display Power Mode	10.1.4
ı		1	0	1	ı	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	D7	D6	D5	D4	D3	D2	0	0	-	
(0Bh)	RDDMADCTR	0	1	0	0	0	0	0	1	0	1	1	Read Display MADCTR	10.1.5
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	D7	D6	D5	D4	D3	0	0	0	-	
(0Ch)	RDDCOLMOD	0	1	0	0	0	0	0	1	1	0	0	Read Display Pixel Format	10.1.6
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	0	0	0	0	0	D2	D1	D0	-	
(0Dh)	RDDIM	0	1	0	0	0	0	0	1	1	0	1	Read Display Image Mode	10.1.7
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	D7	0	D5	D4	D3	0	0	0	-	
(0Eh)	RDDSM	0	1	0	0	0	0	0	1	1	1	0	Read Display signal Mode	10.1.8
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	D7	D6	0	0	0	0	0	0	-	
(10h)	SLPIN	0	1	0	0	0	0	1	0	0	0	0	Sleep in & booster off	10.1.9
(11h)	SLPOUT	0	1	0	0	0	0	1	0	0	0	1	Sleep out & booster on	10.1.10
(12h)	PTLON	0	1	0	0	0	0	1	0	0	1	0	Partial mode on	10.1.11
(13h)	NORON	0	1	0	0	0	0	1	0	0	1	1	Partial off (Normal)	10.1.12
(20h)	INVOFF	0	1	0	0	0	1	0	0	0	0	0	Display inversion off (normal)	10.1.13
(21h)	INVON	0	1	0	0	0	1	0	0	0	0	1	Display inversion on	10.1.14
(22h)	APOFF	0	1	0	0	0	1	0	0	0	1	0	All pixel off (Only for test purpose)	10.1.15



	Command Table													
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
(23h)	APON	0	1	0	0	0	1	0	0	0	1	1	All pixel on (Only for test purpose)	10.1.16
(25h)	WRCNTR	0	1	0	0	0	1	0	0	1	0	1	Write contrast	10.1.17
-		1	1	0	0	EV6	EV5	EV4	EV3	EV2	EV1	EV0	EV = 0 to 127	
(28h)	DISPOFF	0	1	0	0	0	1	0	1	0	0	0	Display off	10.1.18
(29h)	DISPON	0	1	0	0	0	1	0	1	0	0	1	Display on	10.1.19
(2Ah)	CASET	0	1	0	0	0	1	0	1	0	1	0	Column address set	10.1.20
		1	1	0	0	XS6	XS5	XS4	XS3	XS2	XS1	XS0	X_ADR start: 0≤XS≤7Fh	
		1	1	0	0	XE6	XE5	XE4	XE3	XE2	XE1	XE0	X_ADR end: $XS \le XE$ $\le 7Fh$	
(2Bh)	RASET	0	1	0	0	0	1	0	1	0	1	1	Row address set	10.1.21
		1	1	0	0	YS6	YS5	YS4	YS3	YS2	YS1	YS0	Y_ADR start: 0≦YS≦7Fh	
		1	1	0	0	YE6	YE5	YE4	YE3	YE2	YE1	YE0	Y_ADR end: YS≦YE≦7Fh	
(2Ch)	RAMWR	0	1	0	0	0	1	0	1	1	0	0	Memory write	10.1.22
		1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data	
(2Eh)	RAMRD	0	1	0	0	0	1	0	1	1	1	0	Memory Read	10.1.23
		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
		1	0	1	D7	D6	D5	D4	D3	D2	D1	D0		
(30h)	PTLAR	0	1	0	0	0	1	1	0	0	0	0	Partial start/end address setting	10.1.24
-		1	1	0	0	PS6	PS5	PS4	PS3	PS2	PS1	PS0	Start address (0~127)	
-		1	1	0	0	PE6	PE5	PE4	PE3	PE2	PE1	PE0	End address (0~127)	
(33h)	SCRLAR	0	1	0	0	0	1	1	0	0	1	1	Scroll Area	10.1.25
-		1	1	0	0	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	TFA=0~128	
-		1	1	0	0	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	VSA=0~128	
-		1	1	0	0	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	BFA=0~128	
(34h)	TEOFF	0	1	0	0	0	1	1	0	1	0	0	Tearing effect line off	10.1.26
(35h)	TEON	0	1	0	0	0	1	1	0	1	0	1	Tearing effect mode set & on	10.1.27
-		1	1	0	-	-	-	-	-	-	-	М	"0": mode1, "1": mode2	
(36h)	MADCTR	0	1	0	0	0	1	1	0	1	1	0	Memory data access control	10.1.28
-		1	1	0	MY	MX	MV	ML	RGB	-	-	-	-	



Command Table														
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
(37h)	VSCSAD	0	1	0	0	0	1	1	0	1	1	1	Scroll start address of RAM	10.1.29
		1	1	0	0	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	SSA = 0~128	
(38h)	IDMOFF	0	1	0	0	0	1	1	1	0	0	0	Idle mode off	10.1.30
(39h)	IDMON	0	1	0	0	0	1	1	1	0	0	1	Idle mode on	10.1.31
(3Ah)	COLMOD	0	1	0	0	0	1	1	1	0	1	0	Interface pixel format	10.1.32
-		1	1	0	-	-	-	-	-	P2	P1	P0	Interface format	
(DAh)	RDID	0	1	0	1	1	0	1	1	0	1	0	Read ID	10.1.33
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	0	0	0	0	ID3	ID2	ID1	ID0	(D3-D0)	
(B0h)	DutySet	0	1	0	1	0	1	1	0	0	0	0	Display Duty setting	10.1.34
		1	1	0	Du7	Du6	Du5	Du4	Du3	Du2	Du1	Du0		
(B1h)	FirstCom	0	1	0	1	0	1	1	0	0	0	1	First Com. Page address	10.1.35
		1	1	0	-	F6	F5	F4	F3	F2	F1	F0		
(B3h)	OscDiv	0	1	0	1	0	1	1	0	0	1	1	FOSC divider	10.1.36
		1	1	0	-	-	-	-	-	-	CLD1	CLD0		
(B5h)	NLInvSet	0	1	0	1	0	1	1	0	1	0	1	N-line control	10.1.37
		1	1	0	М	0	0	N4	N3	N2	N1	N0		
(B7h)	ComScanDir	0	1	0	1	0	1	1	0	1	1	1	Com/Seg Scan Direction for Glass layout	10.1.38
		1	1	0	0	SMX	0	0	SBGR	0	0	0		
(B8h)	Rmwln	0	1	0	1	0	1	1	1	0	0	0	read modify write control	10.1.39
(B9h)	RmwOut	0	1	0	1	0	1	1	1	0	0	1	read modify write control Out	10.1.40
(BDh)	DispCompStep1	0	1	0	1	0	1	1	1	1	0	1	Display Compensation Step	10.1.41
		1	1	0	0	0	0	0	0	Step2	Step1	Step0		
(C0h)	VopSet	0	1	0	1	1	0	0	0	0	0	0	Vop setting	10.1.42
		1	1	0	Vop7	Vop6	Vop5	Vop4	Vop3	Vop2	Vop1	Vop0		
		1	1	0	-	-	-	-	-	-	-	Vop8		
(C1h)	VopOfsetInc	0	1	0	1	1	0	0	0	0	0	1	+40mv/setp	10.1.43
(C2h)	VopOfsetDec	0	1	0	1	1	0	0	0	0	1	0	-40mv/setp	10.1.44
(C3h)	BiasSel	0	1	0	1	1	0	0	0	0	1	1	Bias selection	10.1.45
		1	1	0	-	-	-	-	-	Bias2	Bias1	Bias0		



Command Table														
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
(C4h)	BstBmpXSel	0	1	0	1	1	0	0	0	1	0	0	Booster setting	10.1.46
		1	1	0	-	-	-	-	-	BST2	BST 1	BST0		
(CBh)	VgSorcSel	0	1	0	1	1	0	0	1	0	1	1	FV3 with Booster x2 control	10.1.47
		1	1	0	-	-	-	-	-	-	-	2BT0		
(CCh)	IDSet	0	1	0	1	1	0	0	1	1	0	0	ID setting	10.1.48
		1	1	0	0	0	0	0	ID3	ID2	ID1	ID0		
(D0h)	ANASET	0	1	0	1	1	0	1	0	0	0	0	Analog circuit setting	10.1.49
		1	1	0	0	0	0	1	1	1	0	1		
(D7h)	AutoLoadSet	0	1	0	1	1	0	0	0	1	1	1	PROM data auto re-load control	10.1.50
		1	1	0	1	0	1	ARD	1	1	1	1		
(E0h)	EPCTIN	0	1	0	1	1	1	0	0	0	0	0	PROM control in	10.1.51
		1	1	0	0	0	0	WR/RD	0	0	0	0		
(E1h)	EPCOUT	0	1	0	1	1	1	0	0	0	0	1	PROM control out	10.1.52
(E2h)	EPWR	0	1	0	1	1	1	0	0	0	1	0	Write to PROM	10.1.53
(E3h)	EPRD	0	1	0	1	1	1	0	0	0	1	1	Read from PROM	10.1.54
(E4h)	PROMSEL	0	1	0	1	1	1	0	0	1	0	0	Select PROM	10.1.55
		1	1	0	MS1	MS0	0	1	1	1	0	1		
(E5h)	ROMSET	0	1	0	1	1	1	0	0	1	0	1	Programmable rom setting	10.1.56
		1	1	0	0	0	0	0	1	1	1	1		
(ECh)	DispCompStep2	0	1	0	1	0	1	1	1	1	0	1	Display Compensation Step	10.1.57
		1	1	0	0	0	0	0	Step3	Step2	Step1	Step0		
(F0h)	FRMSEL	0	1	0	1	1	1	1	0	0	0	0	Frame Freq. in Temp	10.1.58
		1	1	0	-	-	-	DIVA	FA3	FA2	FA1	FA0		
		1	1	0	-	-	ı	DIVB	FB3	FB2	FB1	FB0		
		1	1	0	-	-	-	DIVC	FC3	FC2	FC1	FC0		
		1	1	0	-	-	-	DIVD	FD3	FD2	FD1	FD0		
(F1h)	FRM8SEL	0	1	0	1	1	1	1	0	0	0	1	Frame Freq. in Temp. range A,B,C and D (idle)	10.1.59
		1	1	0	-	-	1	F8A4	F8A3	F8A2	F8A1	F8A0		
		1	1	0	1	-	ı	F8B4	F8B3	F8B2	F8B1	F8B0		
		1	1	0	-	-	-	F8C4	F8C3	F8C2	F8C1	F8C0		·



						C	omr	nand	l Tab	le				
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
		1	1	0	-	-	-	F8D4	F8D3	F8D2	F8D1	F8D0		
(F2h)	TMPRNG	0	1	0	1	1	1	1	0	0	1	0	Temp. range A,B and C	10.1.60
		1	1	0	-	TA6	TA5	TA4	TA3	TA2	TA1	TA0		
		1	1	0	-	TB6	TB5	TB4	TB3	TB2	TB1	TB0		
		1	1	0	-	TC6	TC5	TC4	TC3	TC2	TC1	TC0		
(F3h)	TMPHYS	0	1	0	1	1	1	1	0	0	1	1	Hysteresis value set	10.1.61
		1	1	0	-	-	-	-	TH3	TH2	TH1	TH0		
(F4h)	TEMPSEL	0	1	0	1	1	1	1	0	1	0	0	TEMPSEL	10.1.62
		1	1	0	MT13	MT12	MT11	MT10	MT03	MT02	MT01	MT00		
		1	1	0	MT33	MT32	MT31	MT30	MT23	MT22	MT21	MT20		
		1	1	0	MT53	MT52	MT51	MT50	MT43	MT42	MT41	MT40		
		1	1	0	MT73	MT72	MT71	MT70	MT63	MT62	MT61	MT60		
		1	1	0	MT93	MT92	MT91	MT90	MT83	MT82	MT81	MT80		
		1	1	0	МТВ3	MTB2	MTB1	МТВ0	MTA3	MTA2	MTA1	MTA0		
		1	1	0	MTD3	MTD2	MTD1	MTD0	мтсз	MTC2	MTC1	MTC0		
		1	1	0	MTF3	MTF2	MTF1	MTF0	MTE3	MTE2	MTE1	MTE0		
(F7h)	THYS	0	1	0	1	1	1	1	0	1	1	1	Temperature detection threshold	10.1.63
		1	1	0	-	THYS6	THYS5	THYS4	THYS3	THYS2	THYS1	THYS0		
(F9h)	Frame Set	0	1	0	1	1	1	1	1	0	0	1	Set Frame RGB value	10.1.64
		1	1	0	-	-	-	P14	P13	P12	P11	P10		
		1	1	0	-	-	-	P24	P23	P22	P21	P20		
		:	:	:	:	:	:	:	:	:	:	:		
		1	1	0	-	-	-	P154	P153	P152	P151	P150		
		1	1	0	-	-	-	P164	P163	P162	P161	P160		

Note:

During Sleep In mode, these commands are updated immediately.

Read status (09H), Read Display Power Mode (0AH), Read Display MADCTR (0BH), Read Display Pixel Format (0CH), Read Display Image Mode (0DH), Read Display Signal Mode (0EH) of these commands is updated immediately both in Sleep In mode and Sleep Out mode



10.1.1 NOP (00h)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NOP	0	1	0	0	0	0	0	0	0	0	0	(00h)

Flow Chart	-									
	H/W Reset	N/A								
	S/W Reset	N/A								
Default	Power On Sequence									
	Status		Default Value							
	Sleep In		Yes							
	Partial Mode On, Idle Mode On,	Sleep Out	Yes							
Availability	Partial Mode On, Idle Mode Off,	Sleep Out	Yes							
Register	Normal Mode On, Idle Mode On,	Yes								
	Normal Mode On, Idle Mode Off,	Yes								
	Status		Availability							
Restriction	-									
	commands.									
	RAMWR(Memory Write), RAMRD	(Memory R	ead) and parameter write							
Description	However it can be used to terminate RAM data write or read as described in									
	module.									
	This command is an empty comma	and. It does	not have effect on the display							



10.1.2 SWRESET: Software Reset (01h)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SWRESET	0	1	0	0	0	0	0	0	0	0	1	(01h)

	When the Software Reset command is w	ritten, it	t causes a software reset. It
	resets the commands and parameters to	their S/	/W Reset default values and all
Description	segment & common outputs are set to Vr	n (displ	lay off: blank display). (See
	default tables in each command descripti	on)	
	Note: The Frame Memory contents are not affected	d by this c	command.
	It will be necessary to wait 5msec before	sendin	g new command following
	software reset. The display module loads	all disp	olay suppliers' factory default
Restriction	values to the registers during 5msec. If S	oftware	e Reset is applied during Sleep
Restriction	Out mode, it will be necessary to wait 120	Omsec I	before sending Sleep Out
	command.		
	Software Reset command cannot be sen	t during	g Sleep Out sequence.
	Status		Availability
D 1.4	Normal Mode On, Idle Mode Off, Sleep		⁄es
Register	Normal Mode On, Idle Mode On, Sleep	Out Y	⁄es
Availability	Partial Mode On, Idle Mode Off, Sleep 0	Out Y	/es
	Partial Mode On, Idle Mode On, Sleep 0	Out Y	⁄es
	Partial Mode On, Idle Mode On, Sleep On Sleep In		/es /es
	Sleep In		⁄es
	Sleep In Status	Y	
Default	Sleep In Status Power On Sequence	N/A	⁄es
Default	Status Power On Sequence S/W Reset	N/A N/A	⁄es
Default	Sleep In Status Power On Sequence	N/A	⁄es
Default	Status Power On Sequence S/W Reset	N/A N/A N/A	⁄es
Default	Status Power On Sequence S/W Reset	N/A N/A N/A	Default Value
Default	Sleep In Status Power On Sequence S/W Reset H/W Reset	N/A N/A N/A	Default Value
Default	Status Power On Sequence S/W Reset H/W Reset	N/A N/A N/A	Default Value
Default	Sleep In Status Power On Sequence S/W Reset H/W Reset	N/A N/A N/A Pa	Default Value
Default Flow Chart	Status Power On Sequence S/W Reset H/W Reset SWRESET Display whole	N/A N/A N/A Pa	Default Value
	Status Power On Sequence S/W Reset H/W Reset Display whole blank screen Set Commands	N/A N/A N/A Pa	Default Value
	Status Power On Sequence S/W Reset H/W Reset Display whole blank screen	N/A N/A N/A Pa	Default Value egend ommand primare
	Status Power On Sequence S/W Reset H/W Reset Display whole blank screen Set Commands to S/W Default	N/A N/A N/A Pa	Default Value Degend Degend Display Action



10.1.3 RDDST: Read Display Status (09h)

NOTE: "-" Don't care

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDST	0	1	0	0	0	0	0	1	0	0	1	(09h)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	ST31	ST30	ST29	ST28	ST27	ST26	ST25	ST24	-
3rd parameter	1	0	1	ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16	-
4th parameter	1	0	1	ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8	-
5th parameter	1	0	1	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0	-

Bit	Description	Value
ST31	Booster Voltage Status	"1"=Booster on, "0"=off
ST30	Row Address Order (MY)	"1"=Decrement, "0"=Increment
ST29	Column Address Order (MX)	"1"=Decrement, "0"=Increment
ST28		"1"= Row/column exchange (MV=1)
	Row/Column Order (MV)	"0"= Normal (MV=0)
ST27	Scan Address Order (ML)	"1"=Decrement, "0"=Increment
ST26	RGB/BGR Order (RGB)	"1"=BGR, "0"=RGB
ST25	Not Used	"0"
ST24	Not Used	"0"
ST23	Not Used	"0"
ST22	Interface Color Pixel Format	"010"= 8 bit / pixel "011"=12 bit / pixel (type A)
ST21	- Definition	"100"=12 bit / pixel (type A)
ST20	Berninderi	"101"=16-bit / pixel
ST19	Idle Mode On/Off	"1" = On, "0" = Off
ST18	Partial Mode On/Off	"1" = On, "0" = Off
ST17	Sleep In/Out	"1" = Out, "0" = In
ST16	Display Normal Mode On/Off	"1" = Normal Display, "0" = Partial
ST15	Vertical Scrolling Status	"1" = Scroll on, "0" = Scroll off
ST14	Not Used	"0"
ST13	Inversion Status	"1" = On, "0" = Off
ST12	All Pixels On	"1" = all pixal on, "0" = normal display
ST11	All Pixels Off	"1" = all pixal off, "0" = normal display
ST10	Display On/Off	"1" = On, "0" = Off
ST9	Tearing effect line on/off	"1" = On, "0" = Off
ST8	Not Used	"0"
ST7	Not Used	"0"
ST6	Not Used	"0"
ST5	Tearing effect line mode	"0" = mode1, "1" = mode2
ST4	Not Used	"0"
ST3	Not Used	"0"
ST2	Not Used	"0"

Description



	ST0	Not Used		"0"				
Restriction								
		Status		Availability				
	Norm	al Mode On, Idle Mode (Off, Sleep Out					
Register	Norm	al Mode On, Idle Mode (On, Sleep Out	Yes				
Availability	Partia	al Mode On, Idle Mode C	off, Sleep Out	Yes				
	Partia	al Mode On, Idle Mode C						
	Sleep) In		Yes				
		Status		Default Value (ST[31:0])				
	Powe	er On Sequence		0101 0001_0000 0000_0000 0000				
Default		Reset		0xxx 0001_0000 0000_0000 0000				
		Reset		0101 0001_0000 0000_0000 0000				
	Ser	Read 09h Dummy Clock	Read 0	ny Legend				
Flow Chart		Send 2nd parameter	Send 2 parame					
		Send 3rd parameter Send 4th parameter	Send 3 parame Send 4 parame	Action				
		Send 5th parameter	Send 5 parame	Sequential transter				




10.1.4 RDDPM: Read Display Power Mode (0Ah)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDPM	0	1	0	0	0	0	0	1	0	1	0	(0Ah)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	D6	D5	D4	D3	D2	0	0	-

	This comm	and indicates the current	status of the	display as described in the table below:				
	Bit	Description		Value				
	D7	Booster Voltage Status	3	"1"=Booster on, "0"=Booster off				
	D6	Idle Mode On/Off		"1" = Idle Mode On, "0" = Idle Mode Off				
Description	D5	Partial Mode On/Off		"1" = Partial Mode On, "0" = Partial				
Description	D4	Sleep In/Out		"1" = Sleep Out, "0" = Sleep In				
	D3	Display Normal Mode	On/Off	"1" = Normal Display, "0" = Partial				
	D2	Display On/Off		"1" = Display On, "0" = Display Off				
1	D1	Not Used		"0"				
	D0	Not Used		"0"				
Restriction								
		21.1						
		Status		Availability				
	Norn	nal Mode On, Idle Mode (Off, Sleep Out	Yes				
Register	Norn	nal Mode On, Idle Mode (On, Sleep Out	Yes				
Availability	Parti	al Mode On, Idle Mode O	ff, Sleep Out	Yes				
	Parti	al Mode On, Idle Mode O	n, Sleep Out	Yes				
	Slee	p In		Yes				
		Status		Default Value (D[7:0])				
Default	Powe	er On Sequence	00001000b	(08h)				
	S/W	Reset	00001000b	(08h)				
	H/W	Reset	00001000b	` '				








10.1.5 RDDMADCTR: Read Display MADCTR (0Bh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDMADCTR	0	1	0	0	0	0	0	1	0	1	1	(0Bh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	D6	D5	D4	D3	0	0	0	-

	This comm	and indicates the current	status of the	display as described in the table below				
	Bit	Description		Value				
	D7	Row Address Order (M	1Y)	"1"=Decrement, "0"=Increment				
	D6	Column Address Order		"1"=Decrement, "0"=Increment				
Description	D5	Row/Column Order (M	V)	"1"= Row/column exchange (MV=1) "0"= Normal (MV=0)				
	D4	Scan Address Order (N	ML)	"1"=Decrement, "0"=Increment				
	D3	RGB/BGR Order (RGB	3)	"1"=BGR, "0"=RGB				
	D2	Not Used		"O"				
	D1	Not Used		"0"				
	D0	Not Used		"0"				
Restriction								
		Status		Availability				
	Norn	nal Mode On, Idle Mode O	Off, Sleep Out	Yes				
Register	Norn	nal Mode On, Idle Mode (On, Sleep Out	Yes				
Availability	Parti	al Mode On, Idle Mode O	ff, Sleep Out	Yes				
-	Parti	al Mode On, Idle Mode O	n, Sleep Out	Yes				
	Slee	p In		Yes				
		Status		Default Value (D[7:0])				
Defects	Pow	er On Sequence	00h					
Default	S/W	Reset	No change					
J.								








10.1.6 RDDCOLMOD: Read Display Pixel Format (0Ch)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDCOLMOD	0	1	0	0	0	0	0	1	1	0	0	(0Ch)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	0	0	0	0	0	D2	D1	D0	-

	This comma	and indicates the current	status of the	display as described in the table belo	w:					
	Bit	Description	1	Value						
	D7			"0" (Not Used)						
	D6	RGB Interface Color Fo	ormat	"0" (Not Used)						
Description	D5	TOD Interface Color I V	Jilliat	"0" (Not Used)						
Description	D4			"0" (Not Used)						
	D3		_	"0" "040"						
	D2	Control Interface Color	Format	"010"= 8 bit / pixel "011"=12 bit/pixel (type A)						
	<u>D1</u>			"011"=12 bit/pixel (type A) "100"=12 bit/pixel (type B) "101"=16 bit/pixel						
	D0			101 = 16 bit/pixei						
Restriction										
		Status		Availability						
	Norm	al Mode On, Idle Mode (Off, Sleep Out	Yes						
Register	Norm	al Mode On, Idle Mode 0	On, Sleep Out	Yes						
Availability	Partia	Il Mode On, Idle Mode O	ff, Sleep Out	Yes						
	Partia	I Mode On, Idle Mode O	n, Sleep Out	Yes						
	Sleep	· In		Yes						
		Status		Default Value (D[2:0])						
Default	Powe	r On Sequence	16 bit/pixel							
Delauit	S/W F	Reset	No change							
	H/W F	Reset	16 bit/pixel							
	, 	H/W Reset 16 bit/pixel								






10.1.7 RDDIM: Read Display Image Mode (0Dh)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDIM	0	1	0	0	0	0	0	1	1	0	1	(0Dh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	0	D5	D4	D3	0	0	0	-

	This comm	and indicates the current	status of the	display as described in the table below	w:				
	Bit	Description	1	Value					
	D7	Vertical Scrolling On/O	"	"1" = Vertical scrolling is On, "0" = Vertical scrolling is Off,					
	D6	Not Used		"0"					
Description	D5	Inversion On/Off		1" = Inversion is On, "0" = Inversion is					
	D4	All Pixels On		"1" = All Pixels On, "0" = Normal Mod	de				
	D3	All Pixels Off		"1" = All Pixels Off, "0" = Normal Mod	de				
	D2			"O"					
	D1	Not Used		"0"					
	D0			"0"					
Restriction									
		Status		Availability					
	Norm	nal Mode On, Idle Mode O	Off, Sleep Out	Yes					
Register	Norm	nal Mode On, Idle Mode O	On, Sleep Out	Yes					
Availability	Partia	al Mode On, Idle Mode O	ff, Sleep Out	Yes					
	Partia	al Mode On, Idle Mode O	n, Sleep Out	Yes					
	Sleep	o In		Yes					
		Status		Default Value (D[7:0])					
Dafaali	Powe	er On Sequence	00h						
Default	S/W	Reset	00h						
	H/W	Reset	00h						








10.1.8 RDDSM: Read Display Signal Mode (0Eh)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDSM	0	1	0	0	0	0	0	1	1	1	0	(0Eh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	D6	0	0	0	0	0	0	-

	This comm	and indicates the current	status of the	display as described in the table belo	ow:				
	Bit	Description	1	Value					
	D7	Tearing Effect Line On	/Off	"1" = On, "0" = Off					
	D6	Tearing effect line mod	le	"0" = mode1, "1" = mode2					
Description	D5	Not Used		"0"					
•	D4	Not Used		"0"					
	D3	Not Used		"0"					
	D2	Not Used		"0"					
	D1	Not Used		"0"					
	D0	Not Used		"O"					
Restriction									
		Status		Availability					
	Norm	nal Mode On, Idle Mode (Off, Sleep Out	Yes					
Register	Norm	nal Mode On, Idle Mode O	On, Sleep Out	Yes					
Availability	Partia	al Mode On, Idle Mode O	ff, Sleep Out	Yes					
	Partia	al Mode On, Idle Mode O	n, Sleep Out	Yes					
	Sleep	o In		Yes					
			<u> </u>		 1				
		Status		Default Value (D[7:0])					
Default	Powe	er On Sequence	00h						
	S/W	Reset	00h						
	H/W	Reset	00h						







10.1.9 SLPIN: Sleep In (10h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SLPIN	0	1	0	0	0	0	1	0	0	0	0	(10h)

Description Restriction	only be left by the Sleep Out Command (11h It will be necessary to wait 5msec before ser the supply voltages and clock circuits to stab It will be necessary to wait 120msec after se	and the memory keeps its contents. already in sleep in mode. Sleep In Mode can). ding next command, this is to allow time for ilize. Inding Sleep Out command (when in Sleep In
Register Availability Default	Status Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Partial Mode On, Idle Mode Off, Sleep Partial Mode On, Idle Mode On, Sleep Sleep In Status Power On Sequence S/W Reset	Availability O Out Yes O Out Yes Out Yes
	S/W Reset	
	H/W Reset	Sleep in mode




10.1.10 SLPOUT: Sleep Out (11h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SLPOUT	0	1	0	0	0	0	1	0	0	0	1	(11h)

	This	This command turns off sleep mode. In this mode e.g. the DC/DC converter is enabled,										
Description		nal oscillator is started, and panel scannir			,							
		•			1 1 -							
		is command has no effect when module is		eady in sleep out mode. Sleep Out M	ioae							
		only be left by the Sleep In Command (10	•									
	2. It \	2. It will be necessary to wait 5msec before sending next command; this is to allow time for										
	the s	the supply voltages and clock circuits to stabilize.										
Restriction	3. Th	3. The display module loads all display supplier's factory default values to the registers										
	durin	during this 5msec and there cannot be any abnormal visual effect on the display image if										
	facto	actory default and register values are same when this load is done and when the display										
	mod	nodule is already Sleep Out –mode.										
	4. Th	4. There is the 250ms no display period if the state is exited from sleep in mode.										
		Status Availability										
		Status		Availability								
		Normal Mode On, Idle Mode Off, Sleep	Out	Yes								
Register												
Register Availability		Normal Mode On, Idle Mode Off, Sleep	Out	Yes								
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep	Out Out	Yes Yes								
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep O	Out Out	Yes Yes Yes								
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep O Partial Mode On, Idle Mode On, Sleep O	Out Out	Yes Yes Yes Yes								
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep O Partial Mode On, Idle Mode On, Sleep O	Out Out	Yes Yes Yes Yes								
Availability		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep O Partial Mode On, Idle Mode On, Sleep O Sleep In	Out Out Out	Yes Yes Yes Yes Yes Yes								
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Of Partial Mode On, Idle Mode On, Sleep Of Sleep In Status	Out Dut Dut Slee	Yes Yes Yes Yes Yes Yes Default Value								
Availability		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Of Partial Mode On, Idle Mode On, Sleep Of Sleep In Status Power On Sequence	Out Out Out Slee	Yes Yes Yes Yes Yes Yes Yes The print mode								







10.1.11 PTLON: Partial Display Mode On (12h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
PTLON	0	1	0	0	0	0	1	0	0	1	0	(12h)

	This command turns on Partial mode. The pa	tial mode window is described b	y the Partial								
	Area command (30H)										
Description	Exit from PTLON by Normal Display Mode Or	command (13H)									
	There is no abnormal visual effect during mod	ere is no abnormal visual effect during mode change between Normal mode On <->									
	artial mode On.										
Restriction	This command has no effect when Partial mode is active.										
	Status	Availability									
	Normal Mode On, Idle Mode Off, Sleep										
Register	Normal Mode On, Idle Mode On, Sleep	Out Yes									
Availability	Partial Mode On, Idle Mode Off, Sleep	Out Yes									
	Partial Mode On, Idle Mode On, Sleep	Out Yes									
	Sleep In	Yes									
	-										
	Status	Default Value									
Default	Power On Sequence	Partial mode off									
Delault	S/W Reset	Partial mode off									
	H/W Reset	H/W Reset Partial mode off									
Flow Chart	See Partial Area (30h)										



10.1.12 NORON: Normal Display Mode On (13h)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NORON	0	1	0	0	0	0	1	0	0	1	1	(13h)

	This	This command returns the display to normal mode.										
	Norm	nal display mode on means Partial mode	off, S	Scroll mode Off.								
Description	Exit f	rom NORON by the Partial mode On co	mmar	nd (12h)								
	There	e is no abnormal visual effect during mod	de ch	ange between Normal mode On <->								
	Partia	Partial mode On.										
Restriction	This	his command has no effect when Normal Display mode is active.										
		-										
		Status		Availability								
		Normal Mode On, Idle Mode Off, Sleep	Out	Yes								
Register		Normal Mode On, Idle Mode On, Sleep	Out	Yes								
Availability		Partial Mode On, Idle Mode Off, Sleep	Out	Yes								
		Partial Mode On, Idle Mode On, Sleep	Out	Yes								
		Sleep In		Yes								
		Status		Default Value								
Default		Power On Sequence	Nor	mal Mode On								
Default		S/W Reset	Nor	mal Mode On								
		H/W Reset	Nor	mal Mode On								
	Soci	Portial Area and Vertical Carolling Definit	ion D	agarintians for datails of when to use	thic							
Flow Chart		Partial Area and Vertical Scrolling Definit	ט ווטו	escriptions for details of when to use	นแร							
	comr	nano										



10.1.13 INVOFF: Display Inversion Off (20h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
INVOFF	0	1	0	0	0	1	0	0	0	0	0	(20h)






10.1.14 INVON: Display Inversion On (21h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
INVON	0	1	0	0	0	1	0	0	0	0	1	(21h)

	1				
	This	command is used to enter into display inv	ersio/	on mode	
	This	command makes no change of contents o	of fra	me memory.	
	This	command does not change any other stat	tus.		
	To ex	kit from Display Inversion On, the Display	Inve	rsion Off command (20h) should be	
	writte	en.			
Description		(Exam	nple)		
		Memory	\Rightarrow	Display	
D 4 1 41	TL:-	sammand has no offeet when module is a	-1	du la varaion On manda	
Restriction	Inis	command has no effect when module is a	airead	dy inversion On mode.	
Restriction	Inis		airead		
Restriction	Inis	Status	airead	Availability	
Restriction	Inis				
Register	Inis	Status	Out	Availability	
	inis	Status Normal Mode On, Idle Mode Off, Sleep 0	Out Out	Availability Yes	
Register	inis	Status Normal Mode On, Idle Mode Off, Sleep On, Idle Mode On, Sleep On, Idle Mode On, Sleep On,	Out Out Out	Availability Yes Yes	
Register	Inis	Status Normal Mode On, Idle Mode Off, Sleep On Normal Mode On, Idle Mode On, Sleep On Partial Mode On, Idle Mode Off, Sleep On Normal Mode On Normal Mode On Normal Mode On Normal Mode Off, Sleep On Normal Mode On No	Out Out Out	Availability Yes Yes Yes	
Register	inis	Status Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode	Out Out Out	Availability Yes Yes Yes Yes	
Register	Inis	Status Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode	Out Out Out	Availability Yes Yes Yes Yes	
Register Availability	Inis	Status Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode O	Out Out Out Out	Availability Yes Yes Yes Yes Yes	
Register	inis	Status Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode Off, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On, Sleep Office of the Normal Mode On, Idle Mode On,	Out Out Out Out Out Out	Availability Yes Yes Yes Yes Yes Default Value	
Register Availability	Inis	Status Normal Mode On, Idle Mode Off, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode Off, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode On, Idle Mode On, Sleep One of the Normal Mode One of the Normal Mod	Out Out Out Out Out Out Out Out	Availability Yes Yes Yes Yes Yes Yes Yes Inversion off	








10.1.15 APOFF: All Pixels Off (22h) (Only for Test Purposes)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
APOFF	0	1	0	0	0	1	0	0	0	1	0	(22h)

This command is only used for test purpose e.g. pixel response time (on/off) measurements on the passive matrix display. Therefore, it is possible that this command is not used for final product software. All driver outputs become "Low" data state and display becomes black. This command makes no change of contents of display memory. This command does not change any other status. Exit commands are "All Pixels On", "Normal Display Mode On" and "Partial Display On". **Description** The display is showing the contents of the frame memory after "Normal Display Mode On" and "Partial Display On" commands. (Example) Display Memory Restriction This command has no effect when module is already All Pixel Off mode. **Status Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Register Normal Mode On, Idle Mode On, Sleep Out Yes **Availability** Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status **Default Value** Power On Sequence All pixel off mode disable **Default** S/W Reset All pixel off mode disable H/W Reset All pixel off mode disable








10.1.16 APON: All Pixels On (23h) (Only for Test Purposes)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
APON	0	1	0	0	0	1	0	0	0	1	1	(23h)

This command is only used for test purpose e.g. pixel response time (on/off) measurements on the passive matrix display. Therefore, it is possible that this command is not used for final product software. All driver outputs become "High" data state and display becomes white. This command makes no change of contents of display memory. This command does not change any other status. Exit commands are "All Pixels On", "Normal Display Mode On" and "Partial Display On". **Description** The display is showing the contents of the frame memory after "Normal Display Mode On" and "Partial Display On" commands. (Example) Display Memory Restriction This command has no effect when module is already All Pixel On mode. **Status Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Register Normal Mode On, Idle Mode On, Sleep Out Yes **Availability** Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes **Status Default Value** Power On Sequence All pixel on mode disable **Default** S/W Reset All pixel on mode disable H/W Reset All pixel on mode disable





10.1.17 WRCNTR: Write Contrast (25h)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
WRCNTR	0	1	0	0	0	1	0	0	1	0	1	(25h)
Parameter	1	1	0	0	EV6	EV5	EV4	EV3	EV2	EV1	EV0	-

	This command is used to fine tuning the contrast of the display. Parameter range is										
Description	00~7Fh. The contrast is not linear but the co	ontrast adjustment is linear. Luminance is									
	increasing from 00h to 7Fh. 00h is presenting	g dark end and 7Fh is presenting bright end.									
Restriction	-										
	Status	A									
	Status	Availability									
	Normal Mode On, Idle Mode Off, Slee	<u>'</u>									
Register	Normal Mode On, Idle Mode On, Slee	<u>'</u>									
Availability	Partial Mode On, Idle Mode Off, Sleep	Out Yes									
	Partial Mode On, Idle Mode On, Sleep	Out Yes									
	Sleep In	Yes									
	Status	Default Value									
Default	Power On Sequence	3Fh									
Delauit	S/W Reset	3Fh									
	H/W Reset	3Fh									
Flow Chart	WRCNTR EV[7:0] New Contrast Value Loaded	Legend Command Parameter Display Action Mode Sequential transter									




10.1.18 DISPOFF: Display Off (28h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DISPOFF	0	1	0	0	0	1	0	1	0	0	0	(28h)

_	1			
	This	command is used to enter into DISPLAY O	FF mode. In this mode, t	the output from
	Fram	ne Memory disables and blank page inserte	d.	
	This	command makes no change of contents of	frame memory.	
	This	command does not change any other statu	S.	
	Ther	e will be no abnormal visible effect on the c	isplay.	
Description	Exit	from this command by Display On (29h)		
2000.1		(Example)	Display	
D () ()	·			
Restriction	Inis	command has no effect when module is all	eady in Display Off mod	de.
Restriction	This			
Restriction	Inis	Status	Availabil	
	Inis		Availabil	
Register	This	Status	Availabil ut Yes	
	This	Status Normal Mode On, Idle Mode Off, Sleep O	Availabil ut Yes ut Yes	
Register	This	Status Normal Mode On, Idle Mode Off, Sleep O Normal Mode On, Idle Mode On, Sleep O	Availabili ut Yes ut Yes t Yes	
Register	This	Status Normal Mode On, Idle Mode Off, Sleep O Normal Mode On, Idle Mode On, Sleep O Partial Mode On, Idle Mode Off, Sleep Ou	Availabili ut Yes ut Yes t Yes	
Register	This	Status Normal Mode On, Idle Mode Off, Sleep O Normal Mode On, Idle Mode On, Sleep O Partial Mode On, Idle Mode Off, Sleep Ou Partial Mode On, Idle Mode On, Sleep Ou	Availabili ut Yes ut Yes t Yes t Yes	
Register	This	Status Normal Mode On, Idle Mode Off, Sleep O Normal Mode On, Idle Mode On, Sleep O Partial Mode On, Idle Mode Off, Sleep Ou Partial Mode On, Idle Mode On, Sleep Ou	Availabili ut Yes ut Yes t Yes t Yes	
Register Availability	This	Status Normal Mode On, Idle Mode Off, Sleep O Normal Mode On, Idle Mode On, Sleep O Partial Mode On, Idle Mode Off, Sleep Ou Partial Mode On, Idle Mode On, Sleep Ou Sleep In Status	Availabiling the Yes the Yes Yes Yes	
Register	This	Status Normal Mode On, Idle Mode Off, Sleep O Normal Mode On, Idle Mode On, Sleep O Partial Mode On, Idle Mode Off, Sleep Ou Partial Mode On, Idle Mode On, Sleep Ou Sleep In Status Power On Sequence Dis	Availabili It Yes It Yes It Yes Yes Yes Yes Default Value	
Register Availability	This	Status Normal Mode On, Idle Mode Off, Sleep O Normal Mode On, Idle Mode On, Sleep O Partial Mode On, Idle Mode Off, Sleep Ou Partial Mode On, Idle Mode On, Sleep Ou Sleep In Status Power On Sequence Dis S/W Reset Dis	Availabilityes In the Yes In	








10.1.19 DISPON: Display On (29h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DISPON	0	1	0	0	0	1	0	1	0	0	1	(29h)

	Sleep In	Yes
	•	
	i artial Mode Off, fulle Mode Off, Sleep Of	
	Partial Mode On, Idle Mode On, Sleep Ou	
Availability	Partial Mode On, Idle Mode Off, Sleep Ou	
Register	Normal Mode On, Idle Mode On, Sleep O	
	Status Normal Mode On, Idle Mode Off, Sleep O	ut Yes
1.COUTOUOII		
Description	This command has no effect when module is all	frame memory. s. Display








10.1.20 CASET: Column Address Set (2Ah)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
CASET	0	1	0	0	0	1	0	1	0	1	0	(2Ah)
1st Parameter	1	1	0	0	XS6	XS5	XS4	XS3	XS2	XS1	XS0	-
2nd Parameter	1	1	0	0	XE6	XE5	XE4	XE3	XE2	XE1	XE0	-

	This	command is used to define area of frame men	nory where MCII	can access
		command makes no change on the other drive	•	oaii access.
		value of XS [7:0] and XE [7:0] are referred whe		mand comes
		value represents one column line in the Fram		nana comes.
	Laon	•	•	
		(Example)		
Description		XS[6:0] XI	<u></u> [[6:0]	
	XS [6	3:0] always must be equal to or less than XE [6	5:0]	
Restriction	Whe	n XS [6:0] or XE [6:0] is greater than 7Fh, data	of out of range v	vill be ignored.
		Ctatura	A ! I	al.::::4
		Status		ability
Pogistor		Normal Mode On, Idle Mode Off, Sleep Out	Yes	ability
Register		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out	Yes Yes	ability
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out	Yes Yes Yes	ability
_		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out	Yes Yes Yes Yes	ability
_		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out	Yes Yes Yes	ability
_		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes Yes Yes	ability It Value
_		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out	Yes Yes Yes Yes Yes	
_		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes Yes Defau	It Value
Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status	Yes Yes Yes Yes Yes Yes XS [6:0]	It Value XE [6:0]








10.1.21 RASET: Row Address Set (2Bh)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RASET	0	1	0	0	0	1	0	1	0	1	1	(2Bh)
1st Parameter	1	1	0	0	YS6	YS5	YS4	YS3	YS2	YS1	YS0	-
2nd Parameter	1	1	0	0	YE6	YE5	YE4	YE3	YE2	YE1	YE0	-

	This	command is used to define area of frame me	emory where M	CU can access.			
	This	command makes no change on the other dr	iver status.				
	The	value of YS [6:0] and YE [6:0] are referred w	hen RAMWR c	ommand comes.			
	Each	value represents one column line in the Fra	ame Memory.				
		(Exa	mple)				
Description		YS[6:0] → YS[6:0] →					
Restriction	_	6:0] always must be equal to or less than YEn YS [6:0] or YE [6:0] is greater than 7Fh, da		ge will be ignored.			
		Status	A	vailability			
		Normal Mode On, Idle Mode Off, Sleep Ou	t Yes				
Register		Normal Mode On, Idle Mode On, Sleep Ou	t Yes				
Availability		Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes					
		Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out	Yes				
			Yes				
		Partial Mode On, Idle Mode On, Sleep Out	Yes Yes				
		Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes	ılt Value			
		Partial Mode On, Idle Mode On, Sleep Out	Yes Yes Yes	ılt Value XE [6:0]			
Default		Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes Defau				
Default		Partial Mode On, Idle Mode On, Sleep Out Sleep In Status	Yes Yes Yes Defau XS [6:0]	XE [6:0]			








10.1.22 RAMWR: Memory Write (2Ch)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RAMWR	0	1	0	0	0	1	0	1	1	0	0	(2Ch)
Write D1[7:0]	1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	-
:	1	1	0	:	:	:	:	:	:	:	:	-
Write Dn[7:0]	1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	-

	Τ				
	This	command is used to transfer data MCU t	o fran	me memory.	
	This	command makes no change to the other	drive	er status.	
	Whe	n this command is accepted, the column	regist	ter and the row register are reset to t	the
	Start				
Description	Colu	mn/Start Row positions.			
	The	Start Column/Start Row positions are diff	in accordance with MADCTR setting	g.	
	Then	umn register and the row register			
	incre	mented.			
	Fram	e Write can be canceled by sending any	other	r command.	
Restriction	In all	color modes, there is no restriction on le	ngth (of parameters.	
		Status		Availability	
		Status Normal Mode On, Idle Mode Off, Sleep	Out	-	
Register				-	
Register Availability		Normal Mode On, Idle Mode Off, Sleep	Out	Yes	
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep	Out Out	Yes Yes	
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep O	Out Out	Yes Yes Yes	
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Of Partial Mode On, Idle Mode On, Sleep Of	Out Out	Yes Yes Yes Yes	
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Of Partial Mode On, Idle Mode On, Sleep Of	Out Out	Yes Yes Yes Yes	
Availability		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Of Partial Mode On, Idle Mode On, Sleep Of Sleep In	Out Out Out	Yes Yes Yes Yes Yes Yes	
		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Of Partial Mode On, Idle Mode On, Sleep Of Sleep In Status	Out Out Out Con	Yes Yes Yes Yes Yes Default Value	
Availability		Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Of Partial Mode On, Idle Mode On, Sleep Of Sleep In Status Power On Sequence	Out Out Out Con	Yes Yes Yes Yes Yes Yes Yes Yes The strict of memory is set randomly	








10.1.23 RAMRD: Memory Read (2EH)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RAMRD	0	1	0	0	0	1	0	1	1	1	0	(2Eh)
Dummy read	1	0	1	-	-	-	-	-	-	-	1	-
2nd parameter	1	0	1	D17	D16	D15	D14	D13	D12	D11	D10	00H ~ FFH
	1	0	1	Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	00H ~ FFH
(N+1)th parameter	1	0	1	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	00H ~ FFH

	This comman	d is used to transfer da	ta from frame memory	to MCU. When	this command							
	accepted, the	column register and the	e page register are res	set to the Start	Column/Start F							
Description	positions. The	e Start Column/Start Pa	ge positions are differe	ent in accordan	ce with MADC							
	setting. Then D [7:0] is read back from the frame memory and the column register and the											
	page register	incremented. Frame Re	ead can be stopped by	sending any o	ther command							
Restriction	In all color mo	odes, the Frame Read is	s always 16bit so there	e is no restrictio	n on length of							
Restriction	parameters. I	Note: Memory Read is o	only possible via the Pa	arallel Interface								
		Status		Availability								
	Normal Mod	le On, Idle Mode Off, SI	eep Out	Yes								
Register	Normal Mod	le On, Idle Mode On, SI	eep Out	Yes								
Availability	Partial Mode	e On, Idle Mode Off, Sle	ep Out	Yes								
	Partial Mode	e On, Idle Mode On, Sle	ep Out	Yes								
	Sleep In or I	Booster Off		Yes								
		Ctatus	Defaul	4 Value								
		Status	20.00.	t Value								
		Power On Sequence	Contents of memory	у								
	<u> </u>											
Default		S/W Reset	Contents of memory	is not cleared								









10.1.24 PTLAR: Partial Area (30h)

NOTE: "-" Don't care


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
PTLAR	0	1	0	0	0	1	1	0	0	0	0	(30h)
1st Parameter	1	1	0	0	PS6	PS5	PS4	PS3	PS2	PS1	PS0	-
2nd Parameter	1	1	0	0	PE6	PE5	PE4	PE3	PE2	PE1	PE0	-













10.1.25 SCRLAR: Scroll Area (33h)

NOTE: "-" Don't care

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SCRLAR	0	1	0	0	0	1	1	0	0	1	1	(33h)
1st parameter	1	1	0	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	-
2nd parameter	1	1	0	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	-
3rd parameter	1	1	0	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	-

This command just defines the Vertical Scrolling Area of the display and not performs vertical scroll.

When MADCTR ML=0

The 1st parameter TFA [7:0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).


The 2nd parameter VSA [7:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address) The first line appears immediately after the bottom most line of the Top Fixed Area.

The 3rd parameter BFA [7:0] describes the Bottom Fixed Area (in No. of lines from Bottom of

Descriptio

n

the Frame Memory and Display).



Restriction The co

The condition is (TFA+VSA+BFA) = 128, otherwise Scrolling mode is undefined.

Register Availability


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



	Status		Default Value	
5 ()		TFA [7:0]	VSA [7:0]	BFA [7:0]
Default	Power On Sequence	00h	80h	00h
	S/W Reset	00h	80h	00h
	H/W Reset	00h	80h	00h
Flow Chart	1. TO Enter Vertical Scroll Normal Mode SCRLAR 1st parameter TFA[7:0] 2nd parameter VSA[7:0] 2nd parameter XS[6:0] 2nd parameter XS[6:0] RASET 1st parameter YS[6:0] 2nd parameter YS[6:0] Parameter YE[6:0] Scrolling Scroll Video Data 1st parameter SSA[6:0] Scroll Mode	Re Fra W the wil	defines the me Memory indow that scroll data I be written to. ptional - It may be recessary to define the me memory te direction.	Legend Command Parameter Display Action Mode Sequential transter

NOTE: The Frame Memory Window size must be defined correctly otherwise undesirable image will be displayed.







10.1.26 TEOFF: Tearing Effect Line OFF (34h)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
TEOFF	0	1	0	0	0	1	1	0	1	0	0	(34h)

Description	This command is used to turn OFF (Active Lo	w) the	Tearing Effect output signal from the										
Description	TE signal line.												
Restriction	This command has no effect when Tearing E	ffect ou	utput is already OFF.										
	0.1		A 11 1 111/										
	Status		Availability										
	Normal Mode On, Idle Mode Off, Sleep		Yes										
Register	Normal Mode On, Idle Mode On, Sleep		Yes										
Availability	Partial Mode On, Idle Mode Off, Sleep	Out	Yes										
	Partial Mode On, Idle Mode On, Sleep	Out	Yes										
	Sleep In		Yes										
	Status		Default Value										
Default	Power On Sequence	ng effect off											
Delault	S/W Reset	Teari	ng effect off										
	H/W Reset	Tearir	ng effect off										
		ָ 	Legend										
	TE Line Output ON		Command										
		/ 	Parameter										
	•		Display										
Flow Chart	TEOFF	i											
	12011	i	Action										
		1											
	↓	!	Mode										
	TE Line Output OFF	. [Sequential transter										
	TE Line Output OFF												




10.1.27 TEON: Tearing Effect Line ON (35h)

NOTE: "-" Don't care

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
TEON	0	1	0	0	0	1	1	0	1	0	1	(35h)
Parameter	1	1	0	-	-	-	-	-	-	-	М	-

This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTR bit ML. The Tearing Effect Line On has one parameter, which describes the mode of the Tearing **Effect** Output Line. ("-"=Don't Care). When M=0: The Tearing Effect Output Line consists of V-Blanking information only: ΤE **Description** When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: TE (Mode2) See section 9.4.8 for more information. Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. Restriction This command has no effect when Tearing Effect output is already OFF. **Status Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Register Normal Mode On, Idle Mode On, Sleep Out Yes **Availability** Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes **Default Value Status** Power On Sequence Tearing effect off & M=0 **Default** S/W Reset Tearing effect off & M=0 Tearing effect off & M=0 H/W Reset







10.1.28 MADCTR: Memory Data Access Control (36h)

NOTE: "-" Don't care

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
MADCTR	0	1	0	0	0	1	1	0	1	1	0	(36h)
Parameter	1	1	0	MY	MX	MV	ML	RGB	-	-	1	-

This command defines read/write scanning direction of frame memory.


This command makes no change on the other driver status.

Note: ML affects to Partial Area (30h), Vertical Scrolling Definition (33h), Vertical Scrolling Start address (37h), Partial On (12h) commands


Bit Assignment

Bit	NAME	DESCRIPTION
MY	ROW ADDRESS ORDER	
MX	COLUMN ADDRESS	These 3bits controls MCU to memory write/read
IVIA	ORDER	direction.
MV	ROW/COLUMN ORDER	
ML	LINE ADDRESS ORDER	LCD refresh direction control
		Color selector switch control
RGB	RGB-BGR ORDER	0=RGB color filter panel, 1=BGR color filter panel
NGB	NGD-DGN UNDER	The contents of the frame memory are not
		changed.

Description









10.1.29 VSCSAD: Vertical Scroll Start Address of RAM (37h)

NOTE: "-" Don't care

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VSCSAD	0	1	0	0	0	1	1	0	1	1	1	(37h)
Parameter	1	1	0	0	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	-

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode.

The Vertical Scrolling Start Address command has one parameter which describes which line in the Frame Memory will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:


This command Start the scrolling.

Exit from V-scrolling mode by commands Partial mode On (12h) or Normal mode On (13h).

When MADCTR ML=0

Example:

When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=128 and Vertical Scrolling Pointer SSA='3'.




Description

When MADCTR ML=1

Example:

When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=128 and Vertical Scrolling Pointer SSA='3'.



NOTE: When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect.

SSA refers to the Frame Memory line Pointer.



Restriction	Frame (33h)-	the value of the Vertical Scrolling Start And Memory), it must not enter the fixed are otherwise undesirable image will be disposed in line unit. [5:0] = 00h, 01h, 02h, 03h,, 7Fh	ea (de	efined by Vertical Scrolling Definition							
		Status		Availability							
		Normal Mode On, Idle Mode Off, Sleep Out Yes									
Register		Normal Mode On, Idle Mode On, Sleep Out Yes									
Availability		Partial Mode On, Idle Mode Off, Sleep	Out	No							
		Partial Mode On, Idle Mode On, Sleep	Out	No							
		Sleep In		Yes							
				<u> </u>							
		Status		Default Value (SSA[6:0])							
Default		Power On Sequence	00h								
Delault		S/W Reset 00h									
		H/W Reset	00h								
Flow Chart	See V	ertical Scrolling Definition (33h) descript	tion.								



10.1.30 IDMOFF: Idle Mode Off (38h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
IDMOFF	0	1	0	0	0	1	1	1	0	0	0	(38h)

	T												
	This command is used to recover from Idle mo	ode or	n.										
	This command is used to recover from Idle mode on. There will be no abnormal visible effect on the display mode change transition. n the idle off mode,												
Description													
	. LCD can display maximum 65,536 colors.												
	. Normal frame frequency is applied.												
Restriction	his command has no effect when module is already in idle off mode.												
	Status		Availability										
	Normal Mode On, Idle Mode Off, Sleep	Out	Yes										
Register	Normal Mode On, Idle Mode On, Sleep	Out	Yes										
Availability	Partial Mode On, Idle Mode Off, Sleep 0	Out	Yes										
	Partial Mode On, Idle Mode On, Sleep 0	Out	Yes										
	Sleep In		Yes										
		•											
	20.1		2 () ()										
	Status		Default Value										
Default	Power On Sequence		mode off										
	S/W Reset		mode off										
	H/W Reset	ldle r	dle mode off										
Flow Chart	Idle on mode IDMOFF Idle off mode		Legend Command Parameter Display Action Mode Sequential transter										




10.1.31 IDMON: Idle Mode On (39h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
IDMON	0	1	0	0	0	1	1	1	0	0	1	(39h)

This command is used to enter into Idle mode on.

There will be no abnormal visible effect on the display mode change transition. In the idle on mode,

- 1. Color expression is reduced. The primary and the secondary colors using MSB of each
- R, G and B in the Frame Memory, 8 color depth data is displayed.
- 2. 8-Color mode frame frequency is applied.
- 3. Exit from IDMON by Idle Mode Off (38h) command



Description

"X": don't care

Color	R4 R3 R2 R1 R0	G5 G4 G3 G2 G1 G0	B4 B3 B2 B1 B0
Black	0XXXX	0XXXXX	0XXXX
Blue	0XXXX	0XXXXX	1XXXX
Red	1XXXX	0XXXXX	0XXXX
Magenta	1XXXX	0XXXXX	1XXXX
Green	0XXXX	1XXXXX	0XXXX
Cyan	0XXXX	1XXXXX	1XXXX
Yellow	1XXXX	1XXXXX	0XXXX
White	1XXXX	1XXXXX	1XXXX

Restriction

This command has no effect when module is already in idle on mode.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



	Status	Default Value
Default	Power On Sequence	Idle mode off
Derault	S/W Reset	Idle mode off
	H/W Reset	Idle mode off
Flow Chart	IDMON Idle on mode	Legend Command Parameter Display Action Mode Sequential transter




10.1.32 COLMOD: Interface Pixel Format (3Ah)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
COLMOD	0	1	0	0	0	1	1	1	0	1	0	(3Ah)
Parameter	1	1	0	-	-	-	-	-	P2	P1	P0	-

	T -							
			to define the format of		•	lata, wh	nich is to be transfe	erred
	via th	ne MCU Interface.	The formats are shown	in th	e table:	1	7	
			Interface Format	P2	P1	P0		
			Not Defined	0	0	0		
			Not Defined	0	0	1		
Description			8Bit/Pixel	0	1	0		
			12Bit/Pixel (Type A)	0	1	1		
			12Bit/Pixel (Type B)	1	0	0		
			16Bit/Pixel	1	0	1		
			Not Defined	1	1	0		
			Not Defined	1	1	1		
Restriction	Ther	e is no visible effe	ct until the Frame Mem	ory is	written t	0.		
			Status			Avai	ilability]
		Normal Mode Or	n, Idle Mode Off, Sleep	Out	Yes		-	1
Register		Normal Mode Or	n, Idle Mode On, Sleep	Out		1		
Availability		Partial Mode On,	Idle Mode Off, Sleep C	Out	Yes			
		Partial Mode On,	Idle Mode On, Sleep C	Out	Yes			
		Sleep In			Yes			1
		S	tatus		D	efault '	Value	1
D (1)		Power On Seque	ence	05h	(16Bit/Pix	kel)		
Default		S/W Reset		No C	hange			
		H/W Reset		05h	(16Bit/Pix	kel)]
								-







10.1.33 RDID: Read ID Value (DAh)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDID	0	1	0	1	1	0	1	1	0	1	0	(DAh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	1	-
2nd parameter	1	0	1	0	0	0	0	ID3	ID2	ID1	ID0	-


Description	This read byte returns 8-bit LCD module's n	
Restriction		
Register Availability	Status Normal Mode On, Idle Mode Off, Slee Normal Mode On, Idle Mode On, Slee Partial Mode On, Idle Mode Off, Slee Partial Mode On, Idle Mode On, Slee Sleep In	eep Out Yes ep Out Yes
Default	Status Power On Sequence S/W Reset H/W Reset	Default Value 00h 00h 00h
Flow Chart	Send parameter	Read ID Parameter Display Dummy Read Send parameter Sequential transter



10.1.34 DutySet: Display Duty setting (B0H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DutySet	0	1	0	1	0	1	1	0	0	0	0	(B0h)
Parameter	1	1	0	Du7	Du6	Du5	Du4	Du3	Du2	Du1	Du0	-

		This command is used to set display duty. Command set = display duty numbers - 1. Example:												
Description	Dut	у	Du7	Du6	Du5	Du4	Du3	Du2	Du1	Du0	Command se Display dut numbers-1	у		
	1/128 (duty	0	1	1	1	1	1	1	1	128-1=127			
Restriction	Display o	Display duty must > 4 (1/4 duty)												
		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes												
	l													
Register	N	ormal	Mode	On, Idl	e Mode	On, S	leep O	ut Ye	S					
Availability	Pa	artial I	Mode C	On, Idle	Mode	Off, SI	eep Ou	t Ye	Yes					
	Pa	artial I	Mode C	On, Idle	Mode	On, SI	eep Ou	t Ye	Yes					
	SI	leep Ir	า					Ye	Yes					
				Statu	s			De	efault V	/alue	(Du[6:0])			
Default	Po	ower (On Sec	quence			0	11111	lb (7Fh)				
	S	/W Re	eset				11111	lb (7Fh)					
	Н	H/W Reset 01111111b (7Fh)												
Flow Chart														






10.1.35 FirstCom: First Com. Page address (B1H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
FirstCom	0	1	0	1	0	1	1	0	0	0	1	(B1h)
Parameter	1	1	0	0	F6	F5	F4	F3	F2	F1	F0	-

	T			4				
				•			·	ping to the RAM page
					- [table as be	
	F6	F5	F4	F3	F2	F1	F0	Line address
	0	0	0	0			0	0
Description	0	0	0	0			1	1
2000	0	0	0	1			0	3
	:	:	:	:			:	:
	1	1	1	1	1	1	1	127
	Example:	:						
	If FirstCo	m=8, co	mmon 8	would ou	tput the	data of	RAM page	address 0.
Restriction								
			St	atus				Availability
	No	rmal Mo	de On, Id	lle Mode	Off, Slee	p Out	Yes	
Register	No	rmal Mo	de On, Id	lle Mode	On, Slee	p Out	Yes	
Availability	Pa	rtial Mod	le On, Idl	e Mode (Off, Sleep	Out	Yes	
	Pa	rtial Mod	le On, Idl	e Mode (On, Sleep	Out	Yes	
	Sle	ep In					Yes	
							1	
			Stati	us			Default	Value (F[6:0])
	Po	wer On 9	Sequence			00h		(. [0.0])
Default		Wer On C	•			00h		
	1.5//	v Reset				I UUN		
	-	N Reset				00h		





10.1.36 OscDiv: FOSC Divider (B3H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
OscDiv	0	1	0	1	0	1	1	0	0	1	1	(B3h)
Parameter	1	1	0	-	-	-	-	-	-	CLD1	CLD0	-

	This command is used to specify the Fosc dividing ratio.
	CLD1, CLD0: CL dividing ratio. They are used to change number of dividing stages of
	internal clock. CLD1 CLD0 Fosc dividing ratio
Description	0 0 Not divide
Description	0 1 2 divisions
	1 0 4 divisions
	1 1 8 divisions
Restriction	
	Status Availability
	Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes
	Status Default Value (CLD[0:1])
Default	Power On Sequence 00b
Default	S/W Reset 00b
	H/W Reset 00b
Flow Chart	OscDiv Command Parameter Display Action Mode CLD[1:0] Sequential transter



10.1.37 NLInvSet: N-Line control (B5H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NLInvSet	0	1	0	1	0	1	1	0	1	0	1	(B5h)
Parameter	1	1	0	М	0	0	N4	N3	N2	N1	N0	-

	This command is used to set the inverted line	number with range	of 2 to (duty-1) to impr	ove
	display quality. When M=0, inversion occurs in	n every frame; whe	en M=1, inversion is	
Description	independent from frames. If N[4:0] =0, N-line i	nversion function i	s disable.	
Description	Line inversion numbers=N[4:0] +1.			
	Example:			
	If N[4:0]=7, inversion occurs per 8 line.			
Restriction				
	Status	A	vailability	
	Normal Mode On, Idle Mode Off, Sleep	Out Yes		
Register	Normal Mode On, Idle Mode On, Sleep	Out Yes		
Availability	Partial Mode On, Idle Mode Off, Sleep O	Out Yes		
	Partial Mode On, Idle Mode On, Sleep O	Out Yes		
	Sleep In	Yes		
	Status		ılt Value	
	D O. O	M	N[4:0]	
Default	Power On Sequence	0b	00000b	
	S/W Reset	0b	00000b	
	H/W Reset	0b	00000b	
Flow Chart	NLInvSet M & N[4:0]	Legel Comma Parame Displat Action Mode Sequent transte	der	



10.1.38 ComScanDir: Com/Seg Scan Direction for glass layout (B7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
ComScanDir	0	1	0	1	0	1	1	0	1	1	1	(B7h)
Parameter	1	1	0	0	SMX	0	0	SBGR	0	0	0	-

	Bit	Function		0	1
Description	SMX	Inverse the MX setting		Keep MX	Inverse MX
	SBGR	Inverse the BGR setting		Keep BGR	Inverse BGR
Restriction					
Restriction					
		Status		Availa	bility
	Norma	Mode On, Idle Mode Off, Sleep	Out	Yes	
Register	Norma	Mode On, Idle Mode On, Sleep	Out	Yes	
Availability	Partial	Mode On, Idle Mode Off, Sleep	Out	Yes	
	Partial	Mode On, Idle Mode On, Sleep	Out	Yes	
	Sleep I	n		Yes	
		Status		Default Va	alue
Default	Power	On Sequence	40h		
	S/W Re	eset	40h		
	H/W R	eset	40h		
Flow Chart		ComScanDir SMX & SBGR		Legend Command Parameter Display Action Mode Sequential transter	



10.1.39 RMWIN: Read Modify Write control in (B8H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RMWIN	0	1	0	1	0	1	1	1	0	0	0	(B8h)

Read modify write control in.	
Status	Availability
Normal Mode On, Idle Mode Off, Sleep	Out Yes
Normal Mode On, Idle Mode On, Sleep	Out Yes
Partial Mode On, Idle Mode Off, Sleep C	Out Yes
Partial Mode On, Idle Mode On, Sleep C	Out Yes
Sleep In	Yes
Status	Default Value
Power On Sequence	
S/W Reset	
H/W Reset	
	Status Normal Mode On, Idle Mode Off, Sleep of Normal Mode On, Idle Mode On, Sleep of Partial Mode On, Idle Mode Off, Sleep of Partial Mode On, Idle Mode On, Sleep of Sleep In Status Power On Sequence S/W Reset



10.1.40 RMWOUT: Read Modify Write control out (B9H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RMWOUT	0	1	0	1	0	1	1	1	0	0	1	(B9h)

Description	Read modify write control out	
Restriction		
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep	O Out Yes
Register	Normal Mode On, Idle Mode On, Sleep	o Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep 0	Out Yes
	Partial Mode On, Idle Mode On, Sleep 0	Out Yes
	Sleep In	Yes
	Status	Default Value
Default	Power On Sequence	
Deiduit	S/W Reset	
	H/W Reset	



10.1.41 DispCompStep1: Display Compensation Step1 (BDH)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DispCompStep1	0	1	0	1	0	1	1	1	1	0	1	(BDh)
Parameter	1	1	0	0	0	0	0	0	Step2	Step1	Step0	-

Restriction		d to progra	am the opt	imum LCI	D display quality.		
		Step2	Step1	Step0	STEP		
		0	0	0	1		
		0	0	1	2		
		0	1	0	3		
		0	1	1	4		
		1	0	0	5		
		1	0	1	6		
		1	1	0	7		
		1	1	1	8		
Register							
		.		Availability			
Availability		Status			Availa	bility	
Availability	Normal Mode C			eep Out	Yes	bility	
Availability	Normal Mode C	On, Idle Mo	ode Off, Sl			bility	
Availability		On, Idle Mo	ode Off, Sl	eep Out	Yes	bility	
Availability	Normal Mode C	On, Idle Mo On, Idle Mo n, Idle Mo	ode Off, Slode Off, Slo	eep Out	Yes Yes	bility	
Availability	Normal Mode O	On, Idle Mo On, Idle Mo n, Idle Mo	ode Off, Slode Off, Slo	eep Out	Yes Yes Yes	bility	
Availability Default	Normal Mode O Partial Mode O Partial Mode O	On, Idle Mo On, Idle Mo n, Idle Mo	ode Off, Slode Off, Slo	eep Out	Yes Yes Yes Yes	bility	
,	Normal Mode O Partial Mode O Partial Mode O	On, Idle Mo On, Idle Mo n, Idle Mo	ode Off, Slode Off, Slo	eep Out	Yes Yes Yes Yes		
	Normal Mode O Partial Mode O Partial Mode O	On, Idle Mon, Idle Mon, Idle Monn, Idle Monn	ode Off, Slode Off, Slo	eep Out	Yes Yes Yes Yes Yes		
,	Normal Mode O Partial Mode O Partial Mode O Sleep In	On, Idle Mon, Idle Mon, Idle Monn, Idle Monn	ode Off, Slode Off, Slo	eep Out eep Out	Yes Yes Yes Yes Yes		
·	Normal Mode O Partial Mode O Partial Mode O	On, Idle Mo On, Idle Mo n, Idle Mo	ode Off, Slode Off, Slo	eep Out	Yes Yes Yes Yes	bility	



10.1.42 VopSet: Vop set (C0H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopSet	0	1	0	1	1	0	0	0	0	0	0	(C0h)
1 st parameter	1	1	0	Vop7	Vop6	Vop5	Vop4	Vop3	Vop2	Vop1	Vop0	-
2 nd parameter	1	1	0	-	-	-	-	-	-	-	Vop8	-

Description	The command is used to progra	am the optimum LC	D suppl	y voltage V0.				
	Please see Section 9.9 for refer	ence.						
Restriction								
Register	Status	Status Availability						
Availability		Normal Mode On, Idle Mode Off, Sleep Out Yes						
		Normal Mode On, Idle Mode On, Sleep Out Yes Yes						
	Partial Mode On, Idle Mod	de Off, Sleep Out	Yes					
	Partial Mode On, Idle Mod	de On, Sleep Out	Yes					
	Sleep In		Yes					
Default								
Doraun	Status		Default Value (Vop=12V)					
		V	op8	Vop[7:0]				
	Power On Sequence		0	11010010b (D2h)				
	S/W Reset		0	11010010b (D2h)				
	H/W Reset		0 11010010b (D2h)					
Flow Chart	1 st & 2	√opSet ind parameter /op[8:0]	7	Legend Command Parameter Display Action Mode Sequential transter				



10.1.43 VopOfsetInc: Vop Increase 1 (C1H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopOfsetInc	0	1	0	1	1	0	0	0	0	0	1	(C1h)

Description	With the VopOfsetInc and VopOfsetDec commontrate of the LCD can be adjusted. This corregister by 1. If you set the electronic control value to 11111 this command has been executed.	nman	nd increases the value of Vop offset
Restriction			
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Partial Mode On, Idle Mode On, Sleep Sleep In	Out Out	Yes Yes Yes Yes Yes Yes
Default	Status Power On Sequence S/W Reset H/W Reset	 	Default Value
Flow Chart	VopOfsetInc Vop offset registe Vop offset register		Legend Command Parameter Display Action Mode Sequentia trahster



10.1.44 VopOfsetDec: Vop Decrease 1 (C2H)

NOTE: "-" Don't care

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopOfsetDec	0	1	0	1	1	0	0	0	0	1	0	(C2h)

With the VopOfsetInc and VopOfsetDec command the VLCD voltage and therewith the contrast of the LCD can be adjusted. This command decreases the value of Vop offset register by 1.

If you set the electronic control value to 0000000, the control value is set to 1111111 after this command has been executed.

Description

Electronic Control Value	Decimal Equivalent	V0 Offset
0111111	63	+2520 mV
0111110	62	+2480 mV
0111101	61	+2440 mV
0000010	2	+80 mV
0000001	1	+40 mV
0000000	0	0 mV
1111111	-1	-40 mV
1111110	-2	-80 mV
1000010	-62	-2440 mV
1000001	-63	-2480 mV
1000000	-64	-2520 mV

Possible Vop offset [6:0] values

Restriction

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



	Status Default Value
	Power On Sequence
Default	S/W Reset
	H/W Reset
Flow Chart	VopOfsetDec Vop Offset register = Vop offset register - 1 Legend Display Action Mode Sequentia trahster




10.1.45 Bias Selection (C3H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
BiasSel	0	1	0	1	1	0	0	0	0	1	1	(C3h)
Parameter	1	1	0	-	-	-	-	-	Bias2	Bias1	Bias0	-

	Select LCD	bias raile	or the voi	ago roquirou ror un	g = = = .	
	Bais2	Bais1	Bais0	LCD bias		
	0	0	0	1/12		
	0	0	1	1/11		
	0	1	0	1/10		
Description	0	1	1	1/9		
	1	0	0	1/8		
	1	0	1	1/7		
	1	1	0	Reserved		
	1	1	1	Reserved		
Restriction						
Restriction			Status		Availab	pility
Restriction	Norm	nal Mode (ode Off, Sleep Out	Availab Yes	pility
Restriction Register			On, Idle Mo			oility
Register	Norn	nal Mode (On, Idle Mo	ode Off, Sleep Out	Yes	oility
_	Norn Parti	nal Mode (On, Idle Mo On, Idle Mo On, Idle Mo	ode Off, Sleep Out	Yes Yes	oility
	Norn Parti	nal Mode (al Mode C al Mode C	On, Idle Mo On, Idle Mo On, Idle Mo	ode Off, Sleep Out ode On, Sleep Out de Off, Sleep Out	Yes Yes Yes	pility
Register	Norm Parti	nal Mode (al Mode C al Mode C	On, Idle Mo On, Idle Mo On, Idle Mo	ode Off, Sleep Out ode On, Sleep Out de Off, Sleep Out de On, Sleep Out	Yes Yes Yes Yes	
Register Availability	Norm Parti Parti Slee	nal Mode (al Mode C al Mode C	On, Idle Mo On, Idle Mo On, Idle Mo On, Idle Mo Status	ode Off, Sleep Out ode On, Sleep Out de Off, Sleep Out de On, Sleep Out	Yes Yes Yes Yes Yes	
Register	Norm Parti Parti Slee	nal Mode (al Mode C al Mode C p In	On, Idle Mo On, Idle Mo On, Idle Mo On, Idle Mo Status	ode Off, Sleep Out ode On, Sleep Out de Off, Sleep Out de On, Sleep Out	Yes Yes Yes Yes Yes Default Value	








10.1.46 BstPmpXSel: Booster Setting (C4H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
BstPmpXSel	0	1	0	1	1	0	0	0	1	0	0	(C4h)
Parameter	1	1	0	-	-	-	-	-	BST2	BST 1	BST0	-

	Booste	er setting							
			BST2	BST1	BST0		Description		
			0	0	0		Reserved		
			0	0	1		Reserved		
Description			0	1	0		Reserved		
Description			0	1	1		Reserved		
			1	0	0	х5	boosting circuit		
			1	0	1	х6	boosting circuit		
			1	1	0	х7	boosting circuit		
			1	1	1	x8	boosting circuit		
Restriction									
			Sta	tus			Availa	ability	
		Normal Mode	On, Idle	Mode C	Off, Sleep	Out	Yes		
Register		Normal Mode	On, Idle	Mode C	On, Sleep	Out	Yes		
Availability		Partial Mode	On, Idle	Mode O	ff, Sleep	Out	Yes		
		Partial Mode	On, Idle	Mode O	n, Sleep	Out	Yes		
		Sleep In					Yes		
			Status				Default Value	(BST[2:01)	
		Power On Se				Default Value (BST[2:0])			
Default	 		12.2			111b			
	_						111b		
	_	S/W Reset H/W Reset							







10.1.47 VgSorcSel: Vg source control (CBH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VgSorcSel	0	1	0	1	1	0	0	1	0	1	1	(CBh)
Parameter	1	1	0	-	-	-	-	-	-	-	2BT0	-

Description	2BT0=0: Vg source comes from VDD2;	
Description	2BT0=1: Vg source comes from 2-times char	rge pump.
Restriction		
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep	p Out Yes
Register	Normal Mode On, Idle Mode On, Sleep	p Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep	Out Yes
	Partial Mode On, Idle Mode On, Sleep	Out Yes
	Sleep In	Yes
	Status	Default Value (2BT0)
Default	Power On Sequence	1
Derault	S/W Reset	1
	H/W Reset	1
Flow Chart	VgSorcSel 2BT0	Legend Command Parameter Display Action Mode Sequential transter



10.1.48 IDSet: ID setting (CCH)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
IDSet	0	1	0	1	1	0	0	1	1	0	0	(CCh)
Parameter	1	1	0	0	0	0	0	ID3	ID2	ID1	ID0	-

Description	ID setting for request by customer	
Restriction		
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes	
Default	StatusDefault ValuePower On Sequence00hS/W Reset00hH/W Reset00h	
Flow Chart	Legend Command Parameter Display Action Mode Sequential transter	



10.1.49 NASET: Analog circuit setting (D0H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NASET	0	1	0	1	1	0	1	0	0	0	0	(D0h)
Parameter	1	1	0	-	0	0	1	1	1	0	1	(1Dh)

Description	Analog circuit setting. Such as follower select	ion, level shifter power mode selection.
Restriction		
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep	Out Yes
Register	Normal Mode On, Idle Mode On, Sleep	Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep	Out Yes
	Partial Mode On, Idle Mode On, Sleep	Out Yes
	Sleep In	Yes
	Otatus	Default Value DIZ-01
	Status Power On Sequence	Default Value D[7:0]
Default	S/W Reset	19H
	H/W Reset	19H
	11/W Reset	1911
	ANASET	Legend Command Parameter
Flow Chart	1DH	Display Action Mode
		Sequential transter



10.1.50 AutoLoadSet: PROM data auto re-load control (D7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
AutoLoadSet	0	1	0	1	1	0	1	0	1	1	1	(D7h)
Parameter	1	1	0	1	0	0	ARD	1	1	1	1	-

Description	ARD : PROM auto read enable control, 1: Dis	sable PROM auto read, able PROM auto read
Restriction		
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep	Out Yes
Register	Normal Mode On, Idle Mode On, Sleep	Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep	Out Yes
	Partial Mode On, Idle Mode On, Sleep	Out Yes
	Sleep In	Yes
	Status	Default ValueD[7:0]
Default	Power On Sequence	8FH
	S/W Reset	8FH
	H/W Reset	8FH
Flow Chart	AutoLoadSet	Legend Command Parameter Display Action Mode Sequential transter



10.1.51 EPCTIN: Control PROM WR/RD (E0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPCTIN	0	1	0	1	1	1	0	0	0	0	0	(E0h)
Parameter	1	1	0	0	0	WR /XRD	0	0	0	0	0	-

.	WR/XRD: when setting "1", the Write enable of	of PROM will be opened.
Description	WR/XRD: when setting "0", the Read enable of	of PROM will be opened.
Restriction		
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep	Out Yes
Register	Normal Mode On, Idle Mode On, Sleep	Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep	Out Yes
	Partial Mode On, Idle Mode On, Sleep	Out Yes
	Sleep In	Yes
	Status	Default Value
Default	Power On Sequence	0
Derauit	S/W Reset	0
	H/W Reset	0
Flow Chart	EPCTIN WR/XRD	Legend Command Parameter Display Action Mode Sequential transter



10.1.52 EPCOUT: PROM control out (E1H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPCOUT	0	1	0	1	1	1	0	0	0	0	1	(E1h)

Description	IC exits the PROM control circuit when executing this command.
Restriction	
	Status Availability
	Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes
	Status Default Value
Default	Power On Sequence
	S/W Reset
	H/W Reset
Flow Chart	PROMSEL Legend Command MS[1:0] Parameter Display Action Mode Sequential transter



10.1.53 EPWR: Write to PROM (E2H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPWR	0	1	0	1	1	1	0	0	0	1	0	(E2h)

Description	IC actives trigger to start PROM programming when exe	ecuting this command.
Restriction		
	Status Normal Mode On, Idle Mode Off, Sleep Out Yes	Availability
Register	Normal Mode On, Idle Mode On, Sleep Out Yes	
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes	
	Sleep In Yes	
	Status	Default Value
Default	Power On Sequence S/W Reset	
	H/W Reset	
Flow Chart	PROMSEL MS[1:0] Pai WR/XRD=1 EPWR See	gend mmand rameter isplay didde quential anster



10.1.54 EPRD: Read from PROM (E3H)

(Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
	EPRD	0	1	0	1	1	1	0	0	0	1	1	(E3h)

Description	IC actives trigger to start PROM data download	ad to circuit when executing this command.
Restriction		
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep	
Register	Normal Mode On, Idle Mode On, Sleep	Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep	Out Yes
	Partial Mode On, Idle Mode On, Sleep	Out Yes
	Sleep In	Yes
	Status	Default Value
Default	Power On Sequence	
	S/W Reset	
	H/W Reset	
Flow Chart	PROMSEL MS[1:0] EPCTIN WR/XRD=0 EPRD	Legend Command Parameter Display Action Mode Sequential transter



10.1.55 PROMSEL: SEL PROM (E4H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
PROMSEL	0	1	0	1	1	1	0	0	1	0	0	(E4h)
Parameter	1	1	0	MS1	MS0	0	1	1	0	0	0	-

	This commar	nd defines PROM	/I select	ion con	trol. Pl	ease see t	the table as below:			
Danasistias			MS1	MS0	N	/lode				
Description			0	0	Di	isable				
			0	1	Р	ROM				
Restriction							-			
		Statı					Availability			
	Norma	Il Mode On, Idle I		off. Slee	p Out	Yes	Availability			
Register		Il Mode On, Idle I			-					
Availability	Partial	Mode On, Idle M	lode Of	f, Sleep	Out	Yes				
	Partial	Mode On, Idle M	1ode Or	n, Sleep	Out	Yes				
	Sleep	In				Yes				
			itus		4.01		/alue D[7:0]			
Default		Power On Sequence S/W Reset	uence		18h					
		H/W Reset			18h					
					100	-				
Flow Chart			PROMS MS[1:0] EPCTII WR/XRD= EPWR	N / =1		Legend Command Parameter Display Action Mode Sequential transter				



10.1.56 ROMSET: Programmable rom setting (E5H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
ROMSET	0	1	0	1	1	1	0	0	1	0	1	(E5h)
Parameter	1	1	0	0	0	0	0	1	1	1	1	-

Description	Set the PROM writing timing.
Restriction	
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes
Default	StatusDefault Value D[7:0]Power On Sequence0FhS/W Reset0FhH/W Reset0Fh
Flow Chart	ROMSET Romset Action Mode Sequential transter



10.1.57 DispCompStep2: Display Compensation Step2(ECH)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DispCompStep2	0	1	0	1	1	1	0	1	1	0	0	(ECh)
Parameter	1	1	0	0	0	0	0	Step3	Step2	Step1	Step0	-

The command is	s used to p	rogram th	e optimur	n LCD	displa	y quality.		
	Step3	Step2	Step1	Ster	00	STEP		
	0	0	0	0		1		
	0	0	0	1		2		
	0	0	1	0		3		
	0	0	1	1		4		
	0	1	0	0		5		
	0	1	0	1		6		
	0	1	1	0		7		
	0	1	1	1		8		
	1	0	0	0		9		
	1	0	0	1		10		
	1	0	1	0		11		
	1	0	1	1		12		
	1	1	0	0		13		
	1	1	0	1		14		
	1	1	1	0		15		
	1	1	1	1		16		
	St	atus				Availability		
Normal M			Off, Sleep	Out `	Yes			
-					Yes			
Partial Mo	de On, Idl	e Mode O	ff, Sleep C	Out `	Yes			
Partial Mo	de On, Idl	e Mode O	n, Sleep 0	Out `	Yes			
Sleep In				,	Yes			
	Status Default Value							
Power On				04h				
-				04h				
-				04h				
	Normal M Normal M Partial Mo Partial Mo Sleep In Power On S/W Rese	Step3 0 0 0 0 0 0 0 1 1 1 1 1 1	Step3 Step2	Step3 Step2 Step1	Step3 Step2 Step1 Step1	Step3 Step2 Step1 Step0	O	



10.1.58 FRMSEL: Frame Freq. in Temperature range (F0H)

NOTE: "-" Don't care

Command	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
FRMSEL	0	1	0	1	1	1	1	0	0	0	0	(F0H)
1 st parameter	1	1	0	-	-	-	DIVA	FA3	FA2	FA1	FA0	Range A
2 nd parameter	1	1	0	-	-	-	DIVB	FB3	FB2	FB1	FB0	Range B
3 rd parameter	1	1	0	-	-	-	DIVC	FC3	FC2	FC1	FC0	Range C
4 th parameter	1	1	0	-	-	-	DIVD	FD3	FD2	FD1	FD0	Range D

Select Frame Freq. in normal display mode.

 1^{st} parameter : Frame freq. value set in temperature range -40 $^{\circ}$ C to TA

2nd parameter : Frame freq. value set in temperature P range TA to TB

3rd parameter: Frame freq. value set in temperature range TB to TC

 4^{th} parameter : Frame freq. value set in temperature range TC to $87^{\circ}\!\mathbb{C}$

For command setting to frame rate value look-up-table, please see the following table:

	DIVx		1		0
		Fx[3:0]	Frame Rate (Hz)	Fx[3:0]	Frame Rate (Hz)
		0	77.6	0	38.8
		1	77.6	1	38.8
		2	77.6	2	38.8
Description		3	77.6	3	38.8
		4	77.6	4	38.8
		5	97	5	48.5
		6	97	6	48.5
	1	7	97	7	48.5
	'	8	97	8	48.5
		9	97	9	48.5
		Α	129.3	Α	64.6
		В	129.3	В	64.6
		С	129.3	С	64.6
		D	129.3	D	64.6
		Е	129.3	Е	64.6
		F	194	F	97

The frame rate shown as above is when duty setting is 128.

Restriction

When duty setting is not 128:

Frame rate=default frame rate x (129/(duty setting+1))




		Statu	ıs		Availability							
	Norma	al Mode On, Idle I	Mode Off, Sleep	Out	Yes							
Register	Norma	al Mode On, Idle I	Mode On, Sleep	Out	Yes							
Availability	Partia	Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In										
	Partia	l Mode On, Idle N	Mode On, Sleep	Out	Yes							
		Sleep In										
			Defaul	t Value								
	Status	FA[4:0]	FB[4:0]	FC[4:0]	FD[4:0]							
Default	Power On Sequence	06h	0Bh	0Dh	12h							
	S/W Reset	06h	0Bh	0Dh	12h							
	H/W Reset	06h	0Bh	0Dh	12h							
Flow Chart		FRMSEL 1st parameter. 2nd parameter. 3rd parameter. 4th parameter.	FA[4:0] FB[4:0] FC[4:0]		Command Parameter Display Action Mode Sequential transfer							



10.1.59 FRM8SEL: Frame Freq. in Temperature range (idle-8 color) (F1H)

Command	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
FRM8SEL	0	1	0	1	1	1	1	0	0	0	1	(F1h)
1 st parameter	1	1	0	-	-	-	F8A4	F8A3	F8A2	F8A1	F8A0	Range A
2 nd parameter	1	1	0	-	-	-	F8B4	F8B3	F8B2	F8B1	F8B0	Range B
3 rd parameter	1	1	0	-	-	-	F8C4	F8C3	F8C2	F8C1	F8C0	Range C
4 th parameter	1	1	0	-	-	-	F8D4	F8D3	F8D2	F8D1	F8D0	Range D

	I											
	Select Frame Freq. in normal display mode.(idle;8 color mode) 1st parameter: Frame freq. value set in TEMP range -40°C to TA											
	1 st parameter : Frame fre	eq. value set in T	TEMP range -40°	C to TA								
Description	2 nd parameter : Frame fre	eq. value set in	TEMP range TA	to TB								
	3 rd parameter : Frame freq. value set in TEMP range TB to TC											
	4 th parameter : Frame freq. value set in TEMP range TC to 87°C											
Restriction	<u> </u>											
					_							
	Status Availability											
	Normal Mode Or											
Register	Normal Mode Or	Yes										
Availability	Partial Mode On	Partial Mode On, Idle Mode Off, Sleep Out										
	Partial Mode On	, Idle Mode On,	Sleep Out	Yes								
		Sleep In		Yes								
					=							
	Status		Default	Value								
	Status	FA[4:0]	FB[4:0]	FC[4:0]	FD[4:0]							
Default	Power On Sequence	06h	0Bh	0Dh	12h							
	0.044 5	06h	0Bh	0Dh	12h							
	S/W Reset	00	<u> </u>									






10.1.60 TMPRNG: Temp. range set for Frame Freq. Adj. (F2H)

Command	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
TMPRNG	0	1	0	1	1	1	1	0	0	1	0	(F2h)
1 st parameter	1	1	0	-	TA6	TA5	TA4	TA3	TA2	TA1	TA0	Range A
2 nd parameter	1	1	0	-	TB6	TB5	TB4	TB3	TB2	TB1	TB0	Range B
3 rd parameter	1	1	0	-	TC6	TC5	TC4	TC3	TC2	TC1	TC0	Range C

_											
	Temp. range set for auto	matic frame f	req. adj. opera	ation ac	cordin	g the current temp. value.					
	1 st parameter: Temp. range A value set										
	2 nd parameter: Temp. range B value set										
Description	3 rd parameter: Temp. range C value set										
	TA/TB/TC Temperature(°C) + 40 = TA/TB/TC[6 :0]										
	Example:										
	If TA wants to be set at 24℃, TA[6:0]=24+40=64(40h),										
Restriction	-40°C ≦TA≦TA+TH≦TE	-40°C ≤TA≤TA+TH≤TB≤TB+TH≤TC≤87°C									
		Status			Avai	lability					
	Normal Mode On, Idle Mode Off, Sleep Out Yes										
Register	Normal Mode Or	n, Idle Mode C	n, Sleep Out		Υ	Yes					
Availability	Partial Mode On	, Idle Mode O	ff, Sleep Out		Υ	Yes					
	Partial Mode On	, Idle Mode O	n, Sleep Out		Υ	Yes					
		Sleep In			Υ	Yes					
						_					
	Status		Default Value)							
	Status	1									
Default	Power On Sequence	1Eh 28h 32h			h]					
	S/W Reset	1Eh	28h	32	h]					
	H/W Reset	1Eh	28h	32	h]					
			-			-					







10.1.61 TMPHYS: Temp. Hysteresis Set for Frame Freq. Adj. (F3H)

Command	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
TMPHYS	0	1	0	1	1	1	1	0	0	1	1	(F3h)
parameter	1	1	0	-	-	-	-	TH3	TH2	TH1	TH0	-

Temp. hysteresis range set for frame freq. adj.

Parameter TH [3:0] is used to set Temp. hysteresis range.

The relationship between temp. state and temp. range value is shown below.

Description

TEMP Range Value	TEMP Rising State	TEMP Falling State
Freq. changing point A	TA[6:0]+TH[3:0]	TA[6:0]
Freq. changing point B	TB[6:0]+TH[3:0]	TB[6:0]
Freq. changing point C	TC[6:0]+TH[3:0]	TC[6:0]

TH Temperature($^{\circ}$ C) – 1 = TH[3:0]

Example:

If TH wants to set 5° C, TH [3:0] =5-1=4.

Restriction


Temp. hysteresis value should be smaller than the gap of temp. range.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value(TH[3:0])
Power On Sequence	02h
S/W Reset	02h
H/W Reset	02h





10.1.62 TEMPSEL: Temperature Gradient Compensation Coefficient Set (F4H)

Command	Α0	/RD	/W R	D7	D6	D5	D4	D3	D2	D1	D0	Hex
TEMPSEL	0	1	0	1	1	1	1	0	1	0	0	(F4h)
1 st parameter	1	1	0	MT13	MT12	MT11	MT10	MT03	MT02	MT01	MT00	MT1x: (-24 °C to -32 °C)
i parameter	'	'	0	101113	1011 12	101111	101110	101103	101102	IVITOT	101100	MT0x: (-32 °C to -40 °C)
2 nd parameter	1	1	0	MT33	MT32	MT31	MT30	MT23	MT22	MT21	MT20	MT3x: (-8 °C to -16 °C)
2 parameter	'	·		101133	101132	WITST	101130	101123	IVIIZZ	IVIIZI	WITZU	MT2x: (-16 °C to -24 °C)
3 rd parameter	1	1	0	MT53	MT52	MT51	MT50	MT43	MT42	MT41	MT40	MT5x: (8 °C to 0 °C)
5 parameter	-	ı	U	101133	101132	WITST	101130	101143	101142	IVI I 4 I	WH 40	MT4x: (0 °C to -8 °C)
4 th parameter	1	1	0	MT73	MT72	MT71	MT70	MT63	MT62	MT61	MT60	MT7x: (24 °C to16 °C)
4 parameter	-	ı	U	101173	IVIIIZ	IVI I 7 I	IVITO	101103	101102	WITOI	101100	MT6x: (16 °C to 8 °C)
5 th parameter	1	1	0	MT93	MT92	MT91	MT90	MT83	MT82	MT81	MT80	MT9x: (40 °C to 32 °C)
5 parameter	'	·		101193	101192	101131	1011 90	101103	101102	WITOI	101100	MT8x: (32 °C to 24 °C)
6 th parameter	1	1	0	MTB3	MTB2	MTB1	MTB0	MTA3	MTA2	MTA1	MTA0	MTBx: (56 °C to 48 °C)
o parameter	•	ı	0	WITES	WITDZ	וטווטו	WITEO	WITAS	IVITAL	IVITAT	WITAU	MTAx: (48 °C to 40 °C)
7 th parameter	1	1	0	MTD3	MTD2	MTD1	MTDO	MTC3	MTC2	MTC1	MTCO	MTDx: (72 °C to 64 °C)
<i>i</i> parameter	_	1	U	IVITUS	WIIDZ	וטוואו	MITDO	WITCS	WITCZ	WITCI	WITCO	MTCx: (64 °C to 56 °C)
8 th parameter	1	1	0	MTF3	MTF2	MTF1	MTF0	MTE3	MTEO	MTE1	MTE0	MTFx: (87 °C to 80 °C)
o parameter	ı	ı		IVITS	IVIIFZ	IVITE	WITEU	IVITES	WITEZ	IVIIEI	IVIIEU	MTEx: (80 °C to 72 °C)



Description

This command defines temperature gradient compensation coefficient. For this command detail description and opearation, please see section 9.10.

Parameter n	MT n 3	MT n 2	MT n 1	MT n 0	Voltage / °C
0	0	0	0	0	+5 mv / °C
1	0	0	0	1	0 mv / °C
2	0	0	1	0	-5 mv / °C
3	0	0	1	1	-10 mv / °C
:	:	:	:	:	:
:	:	:	:	:	:
:	•	:	•	•	:
12	1	1	0	0	-55 mv / °C
13	1	1	0	1	-60 mv / °C
14	1	1	1	0	-65 mv / °C
15	1	1	1	1	-70 mv / °C

Voltage / °C (+/- 3mv tolerance)

Restriction Please refer to the specification in absolute maximum ratings for operating voltage range.


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value (MTn[3:0])
Power On Sequence	
S/W Reset	
H/W Reset	





NOTE:

The default value of temperature gradient compensation coefficient Set

1 st parameter	0xFF
2 nd parameter	0x36
3 rd parameter	0x04
4 th parameter	0x00
5 th parameter	0x00
6 th parameter	0x42
7 th parameter	0xC4
8 th parameter	0x59



10.1.63 THYS: Temperature detection threshold (F7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
THYS	0	1	0	1	1	1	1	0	1	1	1	(F7h)
Parameter	1	1	0	-	THYS6	THYS5	THYS4	THYS3	THYS2	THYS1	THYS0	

Description	Temperature detection threshold setting.				
Restriction					
	Status		Availability		
	Normal Mode On, Idle Mode Off, Slee	p Out	Yes		
Register	Normal Mode On, Idle Mode On, Slee	p Out	Yes		
Availability	Partial Mode On, Idle Mode Off, Sleep	Partial Mode On, Idle Mode Off, Sleep Out			
	Partial Mode On, Idle Mode On, Sleep	Yes			
	Sleep In		Yes		
	Status		Default Value D[7:0]		
Default	Power On Sequence	08h			
	S/W Reset	08h			
	H/W Reset	08h			
Flow Chart	THYS[6:0]		Legend Command Parameter Display Action Mode Sequential transter		



10.1.64 Frame Set: Frame PWM Set (F9H)

Command	Α0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
Frame1 Set	0	1	0	1	1	1	1	1	0	0	1	(F9h)
1 st parameter	1	1	0	-	-	-	P14	P13	P12	P11	P10	-
2 nd parameter	1	1	0	-	-	-	P24	P23	P22	P21	P20	-
:	:	:	:	:	:	:	:	:	:	:	:	-
15 th parameter	1	1	0	-	-	-	P154	P153	P152	P151	P150	-
16 th parameter	1	1	0	-	-	-	P164	P163	P162	P161	P160	-

Description	This command is used to set frame PWM.					
Restriction						
	Status	Availability				
	Normal Mode On, Idle Mode Off, Sleep	Normal Mode On, Idle Mode Off, Sleep Out Y				
Register	Normal Mode On, Idle Mode On, Sleep	Normal Mode On, Idle Mode On, Sleep Out				
Availability	Partial Mode On, Idle Mode Off, Sleep of	Out	Yes			
	Partial Mode On, Idle Mode On, Sleep 0	Out	Yes			
	Sleep In		Yes			
	Status		Default Value			
Default	Power On Sequence					
Zoraan	S/W Reset					
	H/W Reset					
Flow Chart	Frame 1 Set 1st ~ 16th parameters		Command Parameter Display Action Mode Sequential transter			



NOTE:

The default value of RGB level set

RGB level0	00H
RGB level1	01H
RGB level2	02H
RGB level3	04H
RGB level4	06H
RGB level5	07H
RGB level6	09H
RGB level7	0AH
RGB level8	0BH
RGB level9	0CH
RGB level10	0DH
RGB level11	0FH
RGB level12	11H
RGB level13	12H
RGB level14	17H
RGB level15	1AH

All the modulation range of each level for each frame is from 00H to 1FH.



11 SPECIFICATIONS

11.1 Absolute Maximum Ratings

(VSS = 0V)

Item	Symbol	Value	Unit
Supply voltage 1	VDD	- 0.3 ~ + 3.6	V
Supply voltage 2	VDD2,VDD3,VDD4,VDD5	- 0.3 ~ + 3.6	V
Supply voltage 3	VLCD (V0- XV0)	- 0.3 ~ + 18.0	V
Input voltage range	VIN	- 0.3 ~ VDD + 0.3	V
Operating temperature range	TOPR	- 30 ~ + 85	C
Storage temperature range	TSTG	- 40 ~ + 125	C

NOTE:

(2). Voltage relationship: V0 > Vg > Vm > VSS > XV0 must always be satisfied.

^{(1).} Voltages are all based on VSS = 0V.



11.2 DC Characteristics

11.2.1 Basic Characteristics

(VSS=0V, Ta = -30 to 85℃)

Parameter	Symbol	Conditions	Related Pins	MIN	TYP	MAX	Unit	
Logic Operating voltage	VDDI	-	VDD	1.65	1.8	3.3		
Analog Operating	VDDA	-	VDD2,3,4,5	2.4	2.8	3.3		
voltage								
Driving voltage input	VLCD	V0 – XV0	V0, XV0	-	ı	18.0	V	
High level input voltage	VIH	-	*1)	0.7VDD	ı	VDD	V	
Low level input voltage	VIL	-	*1)	VSS		0.3VDD		
High level output voltage	VOH	IOH = -1.0mA	SI, TE	0.8VDD	-	VDD		
Low level output voltage	VOL	IOL = +1.0mA	SI, IE	VSS	-	0.2VDD		
Input leakage current	IIL	VIN = VDD or VSS	*1)	-1.0	-	+1.0	μΑ	
Driver on resistance	RONSEG	Vg = 2.8V,	S0 to S383		1	-	- ΚΩ	
(SEG)	RUNSEG	Ta=25°ℂ	30 10 3363	-	'			
Driver on resistance	RONCOM	V0 = 14.0V,	C0 to C127	-	0.8	-		
(COM)	RONCOW	Ta=25°ℂ	C0 10 C121					
Frame rate	FR	Ta=25°ℂ,		•	77	-	Hz	
		N-line=0x00,						
		Duty=128,	-					
		FR=0x12						

NOTE:

^{*1)} Applies to IF1, IF2, IF3, /CS, /RST, /WR, /RD, A0(SCL) and D15-D2, D1 (A0) ,D0(SI) pins



11.2.2 Current Consumption (Bare die)

		Current consumption			
Operation mode	Condition	Typical	Maximum		
		IDD (mA)	IDD (mA)		
Normal Mode	1. 1/2 gray pattern				
	2. Vddi=1.8V, Vdda=2.8V	0.6	0.9		
	3. Vop=14V, bias=1/9, n-line=0x00,	0.6	0.9		
	FR=77Hz, x8 booster, Ta=25℃				
Sleep In Mode	Vddi=1.8V, Vdda=2.8V, Ta=25°ℂ	0.01	0.02		

Note: Bare die


Note:

The current consumption is DC characteristic.



12 TIMING CHARACTERISTICS

12.1 Parallel Interface Characteristics bus (8080-series MCU)



(VSS=0V, VDDI=1.65~3.3V, VDDA=2.4~3.3V, Ta = 25℃)

liam	Ciana!	Comple of	O and Pet and	Rating		
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	- A0	T _{AHT}		0	_	
Address setup time	AU	T _{AST}		0	_	
Chip select setup time	/CS	T _{CS}		10	_	
Chip select hold time	/03	T _{CSH}		10	_	
System cycle time (WRITE)		T _{CYCW}		200	_	
/WR L pulse width (WRITE)	WR	T _{CCLW}		80	_	
/WR H pulse width (WRITE)		T _{CCHW}		90	_	
System cycle time (READ)		T _{CYCR}	When read ID data	200	_	
/RD L pulse width (READ)	RD (ID)	T _{CCLR}		80	_	ns
/RD H pulse width (READ)		T _{CCHR}		80	_	
System cycle time (READ)		T _{CYCR}	When read from frame memory	400	_	
/RD L pulse width (READ)	RD (FM)	T _{CCLR}		200	_	
/RD H pulse width (READ)		T _{CCHR}		200	_	
WRITE data setup time		T _{DS}		15	_	
WRITE data hold time	D0 to D15	T _{DH}		15	_	
READ access time		T _{RAT}	CL=30pF	_	90	
READ Output disable time		T _{ODH}	CL=30pF	_	80	

^{*1} The input signal rise time and fall time (T_r, T_f) is specified at 15 ns or less. When the system cycle time is extremely fast, $(T_r + T_f) \leq (T_{CYC8} - T_{CCLW} - T_{CCHW})$ for $(T_r + T_f) \leq (T_{CYC8} - T_{CCLR} - T_{CCHR})$ are specified.

Ver. 1.2 177/203 2010/04




 $\ensuremath{^{*2}}$ All timing is specified using 20% and 80% of VDD as the reference.

 $^{^{\}star}3$ T_{CCLW} and T_{CCLR} are specified as the overlap between /CS being "L" and WR and RD being at the "L" level.



12.2 Parallel Interface Characteristics bus (6800-series MCU)




(VSS=0V, VDDI=1.65~3.3V, VDDA=2.4~3.3V, Ta = 25℃)

ltom	Ciamal	Cumbal	O a malistia m	Rating		llusita
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	A0	T _{AHT}		0	_	_
Address setup time	AU	T _{AST}		0	_	
Address hold time	R/W	T _{AHT}		10	_	
Address setup time	IN/VV	T _{AST}		10	_	
Chip select setup time	/CS	T _{CS}		10	_	
Chip select hold time	/03	T _{CSH}		10	_	
System cycle time (WRITE)		T _{CYCW}		200	_	-
Low pulse width (WRITE)	E	T _{EWLW}		80	_	
High pulse width (WRITE)		T _{EWHW}		60	_	
System cycle time (READ)		T _{CYCR}	When read ID data	200	_	ns
Low pulse width (READ)	E (ID)	T _{EWLR}		70	_	
High pulse width (READ)		T _{EWHR}		80	_	
System cycle time (READ)		T _{CYCR}	When read from frame memory	400	_	
Low pulse width (READ)	E (FM)	T _{CCLR}		200	_	
High pulse width (READ)		T _{CCHR}		200	_	
WRITE data setup time		T _{DS}		15	_	
WRITE data hold time	D0 to D15	T _{DH}		15	_	
READ access time		T _{RAT}	CL=30pF	_	90	
READ Output disable time		T _{ODH}	CL=30pF	_	80	



12.3 Serial Interface Characteristics (4-pin Serial)




(VSS=0V, VDDI=1.65~3.3V, VDDA=2.4~3.3V, Ta = 25°C)

	•					
Item	Signal	Symbol	Condition	Rating		Units
item	Signal		Condition	Min.	Max.	Units
Serial clock period (write)		T _{SCYCW}		70	_	
SCL "H" pulse width (write)		T _{SHW}		35	_	
SCL "L" pulse width (write)	SCL	T _{SLW}		35	_	
Serial clock period (read)	SCL	T _{SCYCR}		150	_	
SCL "H" pulse width (read)	1	T _{SHR}		70	_	
SCL "L" pulse width (read)		T _{SLR}		70	_	
Address setup time	A0	T _{SAS}		10	_	
Address hold time		T _{SAH}		10	_	ns
Data setup time		T _{SDS}		10	_	
Data hold time		T _{SDH}		10	_	
Data access time	SI	T _{ACC}	CL=30pF	_	60	
Output disable time		T _{OH}	CL=30pF	_	60	
Chip select setup time	/CS	T _{CSS}		35	_	
Chip select hold time		T _{CSH}		35	_	
Chip select "H" pulse width		T _{CHW}		0		



12.4 Serial Interface Characteristics (3-pin Serial)




(VSS=0V, VDDI=1.65~3.3V, VDDA=2.4~3.3V, Ta = 25°C)

ltom	Signal	Symbol	Condition	Rat	ing	Unito
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock period (write)		T _{SCYCW}		70	_	
SCL "H" pulse width (write)		T _{SHW}		35	_	
SCL "L" pulse width (write)	SCL	T _{SLW}		35	_	
Serial clock period (read)	SCL	T _{SCYCR}		150	_	
SCL "H" pulse width (read)		T _{SHR}		70	_	
SCL "L" pulse width (read)		T _{SLR}		70	_	
Data setup time		T_{SDS}		10	_	ns
Data hold time	SI	T _{SDH}		10	_	
Access time	31	T _{ACC}	CL=30pF	_	60	
Output disable time		T _{OH}	CL=30pF	_	60	
Chip select setup time		T _{CSS}		35	_	
Chip select hold time	/CS	T _{CSH}		35	_	
Chip select "H" pulse width		T _{CHW}		0	_	



13 RESET TIMING



(VSS=0V, Ta = 25℃)

Item	Signal	Symbol	Symbol Condition -	Rating		Unit
item	Signal	Syllibol	Condition	Min.	Max.	Oilit
Reset "L" pulse width	/RST	T_RW	-	10	-	us
Reset time	-	T _{RT}	-	120	-	ms




14 THE MPU INTERFACE (REFERENCE EXAMPLES)


The ST7687A Series can be connected to either 8080 Series MPUs or to 6800 Series MPUs. Moreover, using the serial interface it is possible to operate the ST7687A series chips with fewer signal lines.

The display area can be enlarged by using multiple ST7687A Series chips. When this is done, the chip select signal can be used to select the individual lcs to access.


(1) 8080 Series MPUs



(2) 6800 Series MPUs




(3) Using the Serial Interface (4-line interface)





(4) Using the Serial Interface (3-line interface)






15 APPLICATION NOTE

15.1 Schematic Suggestion

15.1.1 80-8bit parallel interface Mode


Typical VDDI	1.8V/2.8V
VDDA	2.4V≦VDDA≦3.3V
IF[3:1]	HHL
CLS	H (internal OSC)
INTVD1	L
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V
C4	1uF/16V (Optional)





15.1.2 80-16bit parallel interlace Mode


Typical VDDI	1.8V/2.8V
VDDA	2.4V≦VDDA≦3.3V
IF[3:1]	HHH
CLS	H (internal OSC)
INTVD1	L
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V
C4	1uF/16V (Optional)





15.1.3 68-8bit parallel interlace Mode


Typical VDDI	1.8V/2.8V
VDDA	2.4V≦VDDA≦3.3V
IF[3:1]	HLL
CLS	H (internal OSC)
INTVD1	L
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V
C4	1uF/16V (Optional)





15.1.4 68-16bit parallel interlace Mode


Typical VDDI	1.8V/2.8V
VDDA	2.4V≦VDDA≦3.3V
IF[3:1]	HLH
CLS	H (internal OSC)
INTVD1	L
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V
C4	1uF/16V (Optional)





15.1.5 3-line serial interlace Mode


Typical VDDI	1.8V/2.8V
VDDA	2.4V≦VDDA≦3.3V
IF[3:1]	LHL
CLS	H (internal OSC)
INTVD1	L
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V
C4	1uF/16V (optional)





15.1.6 4-line serial interlace Mode


Typical VDDI	1.8V/2.8V
VDDA	2.4V≦VDDA≦3.3V
IF[3:1]	LHH
CLS	H (internal OSC)
INTVD1	L
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V
C4	1uF/16V (optional)





15.1.7 80-8bit parallel interlace Mode while typical Vddi=3V/3.3V


Typical VDDI	3V/3.3V
VDDA	2.4V≦VDDA≦3.3V
IF[3:1]	HHL
CLS	H (internal OSC)
INTVD1	Н
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V
C4	1uF/16V
R1	$1M\Omega$






15.1.8 4-line serial interlace Mode while typical Vddi=3V/3.3V

Typical VDDI	3V/3.3V
VDDA	2.4V≦VDDA≦3.3V
IF[3:1]	LHH
CLS	H (internal OSC)
INTVD1	Н
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V
C4	1uF/16V
R1	1M Ω






15.2 Power on flow and sequence:






15.3 Power off flow and sequence




Note:

- When turning VDD_A OFF, the falling time should follow the specification:
 - $t_{Pfall} \leq 300msec$
- 2. If the power off flow cannot meet this specification, it's recommend to use the resistor shown as blow.





15.4 PROM Burning Flow:





15.5 Software coding flow

```
void INITIAL_7687A (void)
//-----Disable Auto read -----//
                                           // Disable auto read
   Write(COMMAND,0xD7);
   Write(DATA,0x9F);
//-----Read Data From PROM-----//
   Write(COMMAND,0xe0);
                                           // PROM control in
   Write(DATA,0x00);
   delayms(200);
                                           // Delay 200ms
   Write(COMMAND,0xe3);
                                           // Read from PROM
   delayms(200);
                                           // Delay 200ms
   Write(COMMAND,0xe1);
                                           // PORM control out
//----- Sleep OUT ------
   Write(COMMAND, 0x28);
                                           // Display off
   Write(COMMAND, 0x11);
                                           // Sleep Out
   delayms(250);
                                           // Delay 250ms
//-----Vop Setting------
                                           ----//
   Write(COMMAND,0xc0);
                                           //Vop setting
   Write(DATA, 0x12);
                                           //Vop = 14.56V
   Write(DATA, 0x01);
                                           // base on Module
//----Set Register-----
                                        -----//
                                           // Bias selection
   Write(COMMAND,0xc3);
                                           // 1/8 Bias
   Write(DATA,0x04);
   Write(COMMAND,0xc4);
                                           // Booster setting
   Write(DATA,0x07);
                                           // Booster X 8
   Write(COMMAND,0xcb);
                                           // Vg source control
   Write(DATA,0x01);
                                           // Vg from 2xVdda
   Write(COMMAND,0x36);
                                           // Memory data access control
   Write(DATA,0x80);
   Write(COMMAND,0xb5);
                                           // N-line Setting
   Write(DATA,0x04);
    Write(COMMAND,0xbd);
                                           // CrossTalk compensation setting
    Write(DATA,0x04);
    Write(COMMAND,0xd0);
                                           // Analog circuit setting
```



```
Write(DATA,0x1D);
Write(COMMAND,0x25);
                                             // Write Contrast
Write(DATA,0x3F);
Write(COMMAND,0x3A);
                                             // Interface Pixel Format
Write(DATA,0x05);
                                             //16bits/pixel
Write(COMMAND,0xb0);
                                             //Display Duty Setting
Write(DATA,0x7F);
                                             // Duty = 128 duty
Write(COMMAND,0x2A);
                                             // Column address setting
Write(DATA,0x00);
                                             // 0~127
Write(DATA,0x7F);
Write(COMMAND,0x2B);
                                             // Row address setting
                                             // 0~127
Write(DATA,0x00);
Write(DATA,0x7F);
void gamma (void);
void TC_setting (void);
Write(COMMAND,0x29);
                                             // Display On
```

```
-----Set Gamma--
void gamma (void)
    Write(COMMAND,0xf9);
                                                 // Set frame RGB value
    Write(DATA,0x00);
    Write(DATA,0x02);
    Write(DATA,0x04);
    Write(DATA,0x06);
    Write(DATA,0x08);
    Write(DATA,0x0A);
    Write(DATA,0x0C);
    Write(DATA,0x0E);
    Write(DATA,0x10);
    Write(DATA,0x12);
    Write(DATA,0x14);
    Write(DATA,0x16);
    Write(DATA,0x18);
    Write(DATA,0x1A);
```



```
Write(DATA,0x1C);
Write(DATA,0x1E);
}
```

void	Fine_Tune_Vop(void)	
{		
//	Show Map	
	Show_Image();	//Display a image
//	Display ON	
	Write(COMMAND, 0x29);	// Display On
//	Fine tune Vop offs	et
	Write(COMMAND, 0xc1);	//Fine tuning Vop here by command 0xc1
	or	(VopOffsetInc), 0xc2 (VopOffsetDec).
	Write(COMMAND, 0xc2);	
}		

```
        void PROMwrite_7687A (void)

        {//------display off-----//

        Write(COMMAND,0x28);
        // Display off

        delayms(50);
        // Delay 50ms

        //------PROM write mode----//
        // Frame Freq. in Temp range A,B,C and D
```




Write(DATA, 0x12);	
Write(DATA, 0x12);	
Write(DATA, 0x12);	
Write(DATA, 0x12);	
Write(COMMAND,0xe4);	// SELPROM
Write(DATA, 0x58);	
Write(COMMAND,0xe5);	// Programmable rom setting
Write(DATA, 0x0F);	
Write(COMMAND,0xe0);	//PROM control in
Write(DATA, 0x20);	
delayms(100);	//Delay 100ms
Write(COMMAND,0xe2);	// Write to PROM
delayms(250);	//delay 250ms
Write(COMMAND,0xe1);	//PROM control out

Note:

- #1 If the Vop and display performance is not suitable after burning PROM, the Vop has to fine tune again.
- #2 In this section"+" & "-" key button, please execute Write(COMMAND,0xC1) to increase one step at Vop and execute Write(COMMAND,0xC2) to decrease one step at Vop, if necessary.
- #3 The TC is turn on in burning flow. If LCD module is too dark or bright, it's an effect of backlight.



15.6 Timing sequence of each power level in initial and program flow:




Note:

#1 VPP pad can have 6.5V only when Vddi and Vdda have power.

#2 Reset signal can not be low level in program period.



15.7 Suggestion circuit:




Note:

#1 In order to accomplish VPP pad have 6.5v only when vddi and vdda have power and /ext pad connect to vss in programming period, the PROM programming system suggestion is shown above that use relay controlled by mcu to achieve controlling VPP and /ext power level by software.




15.8 ESD Protection:

- For ESD protection of the LCM, here are some recommendations:
- 1. RST (Reset pin): Please increase the resistance of this pin.



2. ESD Protection Ring: "Shielding Ground" is the first protection of ESD. By connecting the "Blue" (ITO) ring to the FPC, the protection ring is finished.



Ver. 1.2 202/203 2010/04



16 REVISION HISTORY

ST7687A Serial Specification Revision History		
Version	Date	Description
1.0	2009/12	First Issue
1.1	2010/02	Specify bump height and pad arrangement of ST7687A-G4-3.
1.2	2010/04	Specify 256 color format