Lab 4: Beginning to Decode

Matthew Carrano and Breana Leal

February 12, 2018

1 Simplified Report

The instr_parse module uses both R and D format to break down instruction code. The module parses the instruction bits successfully and it is verified using four the instruction codes provided in class. The regfile module reads data from the regData file into an array of registers. The module releases the addressed data into the register array using non-blocking assignments and outputs the instruction into read_data1 and read_data2, based on the read_reg indices. When write_data input is HIGH, data will be written to a register in the array specified by the write_reg index. This action is verified through the simulation.

2 Code

Listing 1: Verilog code for implementing the instr_parse module.

```
'include "definitions.vh"
module instr_parse (
    input clk,
    input ['INSTR_LEN-1:0] instruction,
    output reg [10:0] opcode,
    output reg
                [8:0] address,
    output reg
                [4:0] rm_num,
    output reg [4:0] rn_num,
    output reg [4:0] rd_num
    );
    always @(posedge(clk))begin
            opcode <= instruction[31:21];
            address <= instruction [20:12];
            rm_num \le instruction [20:16];
            rn_num \ll instruction [9:5];
```

```
rd_num \le instruction[4:0]; end endmodule
```

Listing 2: Verilog code for implementing the regfile module.

```
'include "definitions.vh"
module regfile (
    input read_clk,
    input write_clk ,
    input regWrite,
    input [4:0] read_reg1 ,
    input [4:0] read_reg2,
    input [4:0] write_reg ,
    input [WORD-1:0] write_data,
    output reg [WORD-1:0] read_data1,
    output reg [WORD-1:0] read_data2
    );
    reg [WORD-1:0] regs [31:0];
    always @(posedge(read_clk))begin
        read_data1 <= regs[read_reg1];</pre>
        read_data2 <= regs[read_reg2];</pre>
    end
    always @(posedge(write_clk))begin
        if (regWrite = 1'b1)
            regs[write_reg] <= write_data;</pre>
    end
    initial
            $readmemb('RMEMFILE, regs);
endmodule
```

3 Testbench

Listing 3: Verilog code for implementing the instr_parse testbench.

```
"include" definitions.vh"
```

```
module instr_parse_test;
    wire clk;
    reg ['INSTR_LEN-1:0] instruction;
    wire [10:0] opcode;
    wire [8:0] address;
    wire [4:0] rm_num;
    wire [4:0] rn_num;
    wire [4:0] rd_num;
oscillator clk_gen(clk);
instr_parse UUT
    .clk(clk),
    .instruction (instruction),
    . address (address),
    .opcode(opcode),
    .rm_num(rm_num),
    .rn_num(rn_num),
    . rd_num (rd_num)
    );
initial begin
instruction = 32'b1111110000100111110000000101001001;
\#(2*\text{`CYCLE});
instruction = 32'b100010110000100100000010101010101;
\#(2*'CYCLE);
instruction = 32'b100100010000000000110101010101;
\#(2*\text{`CYCLE});
instruction = 32'b111111000000011110000000101001001;
end
endmodule
```

Listing 4: Verilog code for implementing the regfile testbench.

```
'include "definitions.vh"

module regfile_test;

wire read_clk;
wire write_clk;
reg regWrite;
```

```
reg [4:0] read_reg1; //rn
    reg [4:0] read_reg2; //rm
    reg [4:0] write_reg; //rd
    reg ['WORD-1:0] write_data;
    wire ['WORD-1:0] read_data_1;
    wire ['WORD-1:0] read_data_2;
    oscillator clk_gen_read(write_clk);
    oscillator clk_gen_write(read_clk);
    regfile UUT(
        .read_clk(read_clk),
        .write_clk(write_clk),
        .regWrite(regWrite),
        .read_reg1 (read_reg1),
        . read_reg2(read_reg2),
        .write_reg(write_reg),
        .write_data(write_data),
        .read_data1(read_data_1),
        . read_data2 ( read_data_2 )
    );
initial begin
regWrite \ll 1'b0;
read_reg1 \ll 10;
read_reg2 \ll 15;
\#(\text{`CYCLE}*2);
regWrite <= 1'b1;
write_reg = 5'b01001;
write_data = 256;
\#(\text{`CYCLE}*2);
regWrite <= 1'b0;
read_reg1 \ll 2;
read_reg2 \ll 32;
end
endmodule
```

4 Simulation

As seen from the simulation in Figure 2, the read_data output registers equal the addresses given in the read_reg inputs. This is simply because we altered the regData file to the values show in Figure 3.

Figure 1: Timing diagram for instr_parse module test.

															77.300 1	as
Name	Value	0 ns		10 ns	20 ns		30 ns		40 ns		50 ns		60 ns		70 ns	
₩ clk	1															
> 🛂 instruc[31:0	1111100000	111110	0001001	1110000000100	100010	1100001	001000000010	10	100100	0100000	0000000	011010	111110	0000001	111000000	00.0
> Nd opcode[10:0]	1111100000	(XXXXII)		111111000010		$\overline{}$	100010110	00		$\overline{}$	100100	01000		11:	11000000	
> 🔣 address[8:0]	011110000	(D000E)		011110000		$\overline{}$	01001000	0		$\overline{}$	00000	0000		(o.	1110000	
> 🦋 rm_num[4:0]	01111	(XXXXX)		01111		$\overline{}$	01001			$\overline{}$	000	00		X	01111	
> 🔀 rn_num[4:0]	01010	(XXXXXX		01010					10101					X	01010	
> 🕷 rd_num[4:0]	01001	(300000)							01001							
													l			
																ه په

Figure 2: Timing diagram for regfile module test.



Figure 3: Modified Register File Data.

	Figure 3: Modified Register File Data.
1	000000000000000000000000000000000000000
2	000000000000000000000000000000000000000
3	000000000000000000000000000000000000000
4	000000000000000000000000000000000000000
5	000000000000000000000000000000000000000
6	000000000000000000000000000000000000000
7	000000000000000000000000000000000000000
8	000000000000000000000000000000000000000
9	000000000000000000000000000000000000000
10	000000000000000000000000000000000000000
11	000000000000000000000000000000000000000
12	000000000000000000000000000000000000000
13	000000000000000000000000000000000000000
14	000000000000000000000000000000000000000
15	000000000000000000000000000000000000000
16	000000000000000000000000000000000000000
17	000000000000000000000000000000000000000
18	000000000000000000000000000000000000000
19	000000000000000000000000000000000000000
20	000000000000000000000000000000000000000
21	000000000000000000000000000000000000000
22	000000000000000000000000000000000000000
23	000000000000000000000000000000000000000
24	000000000000000000000000000000000000000
25	000000000000000000000000000000000000000
26	000000000000000000000000000000000000000
27	000000000000000000000000000000000000000
28	000000000000000000000000000000000000000
29	000000000000000000000000000000000000000
30	000000000000000000000000000000000000000
31	000000000000000000000000000000000000000
32	000000000000000000000000000000000000000