# Lab 4: Beginning to Decode

### Matthew Carrano and Breana Leal

February 5, 2018

### 1 Simplified Report

The instr\_parse module uses both R and D format to break down the instruction code. The module parsed the instruction bits successfully and it is verified using four instruction codes provided in class. The regfile module reads the data from the regData file and outputs the bits into an array. The module progresses along the positive clock edge. When write\_data is HIGH data will be written to the registers. This action is verified through the simulation.

#### 2 Code

Listing 1: Verilog code for implementing the instr\_parse module.

```
'include "definitions.vh"
module instr_parse (
    input clk,
    input ['INSTR_LEN-1:0] instruction ,
    output reg [10:0] opcode,
    output reg
                [8:0] address,
                [4:0]
    output reg
                     rm_num,
                [4:0]
    output reg
                      rn_num,
                [4:0] rd_num
    output reg
    );
    always @(posedge(clk))begin
            opcode <= instruction[31:21];
             address <= instruction [20:12];
            rm_num <= instruction [20:16];
            rn\_num \le instruction [9:5];
```

```
rd_num <= instruction[4:0]; end endmodule
```

Listing 2: Verilog code for implementing the regfile module.

```
'include "definitions.vh"
module regfile (
    input read_clk,
    input write_clk ,
    input regWrite,
    input [4:0] read_reg1,
    input [4:0] read_reg2,
    input [4:0] write_reg ,
    input [WORD-1:0] write_data ,
    output reg [WORD-1:0] read_data1 ,
    output reg [WORD-1:0] read_data2
    );
    reg [WORD-1:0] regs [31:0];
    always @(posedge(read_clk))begin
        read_data1 <= regs[read_reg1];</pre>
        read_data2 <= regs[read_reg2];</pre>
    end
    always @(posedge(write_clk))begin
        if (regWrite = 1'b1)
            regs[write_reg] <= write_data;</pre>
    end
    initial
            $readmemb('RMEMFILE, regs);
endmodule
```

#### 3 Testbench

Listing 3: Verilog code for implementing the instr\_parse testbench.

```
'include "definitions.vh"
module instr_parse_test;
    wire clk;
    reg ['INSTR_LEN-1:0] instruction;
    wire [10:0] opcode;
    wire [8:0] address;
    wire [4:0] rm_num;
    wire [4:0] rn_num;
    wire [4:0] rd_num;
oscillator clk_gen(clk);
instr_parse UUT
    .clk(clk),
    .instruction (instruction),
    . address (address),
    .opcode(opcode),
    .rm_num(rm_num),
    .rn_num(rn_num),
    . rd_num (rd_num)
    );
initial begin
instruction = 32'b1111110000100111110000000101001001;
\#(2*\text{`CYCLE});
instruction = 32'b10001011000010010000010101010101;
\#(2*'CYCLE);
instruction = 32'b1001000100000000000110101010101;
\#(2*'CYCLE);
instruction = 32'b111111000000011110000000101001001;
end
endmodule
```

Listing 4: Verilog code for implementing the regfile testbench.

```
'include "definitions.vh"
```

```
module regfile_test;
    wire read_clk;
    wire write_clk;
    reg regWrite;
    reg [4:0] read_reg1; //rn
    reg [4:0] read_reg2; //rm
    reg [4:0] write_reg; //rd
    reg ['WORD-1:0] write_data;
    wire ['WORD-1:0] read_data_1;
    wire ['WORD-1:0] read_data_2;
    oscillator clk_gen_read(write_clk);
    oscillator clk_gen_write(read_clk);
    regfile UUT(
        .read_clk(read_clk),
        .write_clk(write_clk),
        .regWrite(regWrite),
        .read_reg1 (read_reg1),
        .read_reg2 (read_reg2),
        .write_reg(write_reg),
        .write_data(write_data),
        .read_data1(read_data_1),
        . read_data2 ( read_data_2 )
    );
initial begin
regWrite <= 1'b0;
read_reg1 \ll 10;
read_reg2 \ll 15;
#('CYCLE * 6);
regWrite <= 1'b1;
write_reg = 5'b01001;
write_data = 256;
\#(\text{`CYCLE}*2);
regWrite \ll 1'b0;
read_reg1 \ll 2;
read_reg2 \ll 32;
```




Figure 1: Timing diagram for instr\_parse module test.





Figure 2: Timing diagram for regfile module test.



The regfile simulation is working on the positive edge and

## 4 Simulation

The regfile simulation is working on the positive edge and

Figure 3: Modified Register File Data.

	riguic 5. Modified Register File Data.
1	000000000000000000000000000000000000000
2	000000000000000000000000000000000000000
3	000000000000000000000000000000000000000
4	000000000000000000000000000000000000000
5	000000000000000000000000000000000000000
6	000000000000000000000000000000000000000
7	000000000000000000000000000000000000000
8	000000000000000000000000000000000000000
9	000000000000000000000000000000000000000
10	000000000000000000000000000000000000000
11	000000000000000000000000000000000000000
12	000000000000000000000000000000000000000
13	000000000000000000000000000000000000000
14	000000000000000000000000000000000000000
15	000000000000000000000000000000000000000
16	000000000000000000000000000000000000000
17	000000000000000000000000000000000000000
18	000000000000000000000000000000000000000
19	000000000000000000000000000000000000000
20	000000000000000000000000000000000000000
21	000000000000000000000000000000000000000
22	000000000000000000000000000000000000000
23	000000000000000000000000000000000000000
24	000000000000000000000000000000000000000
25	000000000000000000000000000000000000000
26	000000000000000000000000000000000000000
27	000000000000000000000000000000000000000
28	000000000000000000000000000000000000000
29	000000000000000000000000000000000000000
30	000000000000000000000000000000000000000
31	000000000000000000000000000000000000000
32	000000000000000000000000000000000000000

Figure 4: Timing diagram for instr\_parse module test.

																77.300 1	as
Name	Value	0 ns		10 ns		20 ns		30 ns		40 ns		50 ns		60 ns		70 ns	
¹₩ clk	1																
> 🛂 instruc[31:0	1111100000	11111100001001		1110000000100		1000101100001		0010000001010		1001000100000		0000000011010		11111100000001		111000000	00.0
> Md opcode[10:0]	1111100000	XXXXII		11111000010			X	10001011000			X	10010001000			11.	11000000	
> 🔣 address[8:0]	011110000	(2000Œ)		011110000			X	010010000			X	000000000			( o:	1110000	
> 🧏 rm_num[4:0]	01111	XXXXX		01111		Х		01001			00000			X	01111		
> 🛂 rn_num[4:0]	01010	(XXXX)		01010		Х				10101					X	01010	
> 🔣 rd_num[4:0]	01001	(20000)									01001						





Figure 6: Modified Register File Data.

