# ELC 3338 Project Book

Steve Potter

February 7, 2018

# Contents

1	Inti	roduction	4
	1.1	Program Counter	4
	1.2	Testbench	6
	1.3	Using LATEX for Your Write-up	7
		1.3.1 Background	8
		1.3.2 Compile Process	9
	1.4	_	9
2	$\mathbf{Pro}$	ogram Counter 1	1
	2.1	Incrementer	1
	2.2	Input Selection via Mux	2
	2.3		3
3	Fet	ch Stage	4
	3.1	Instruction Memory	4
	3.2	Fetch Stage	5
	3.3	Fetch Testbench	7
	3.4	Lab Writeup	7
	3.5	Your Assignment	8
4	Beg	ginning to Decode 1	9
	4.1	Instruction Decode	9
	4.2	Register File	0
	4.3	Your Assignment	2
5	Cor	ntrol Unit and Sign Extender 2	3
	5.1	Control Unit	3
	5.2	Control Unit Test	4
	5.3	Sign Extender	5
	5.4	Sign Extender	6
	5.5	Your Assignment	7

3	Fin	shing Decode	<b>28</b>
	6.1	iDecode Module	28
	6.2	iDecode Unit Test	28
	6.3	Integrating iFetch and iDecode	30
	6.4	Your Assignment	30

# Introduction

In the Labs for this course we will be building a 64-bit computer, so we can understand how it works and how we can make a synthesizable machine in a hardware description language (HDL) like Verilog. In this lab we will be building the counter that sequences all our computer's instructions.

A computer has to execute one instruction after another. We will be building a system to count sequentially from some starting number. Since this counter will be used to keep our program running in order, it is called the program counter. Our system needs to hold its value, count, and be able to change the starting value. We will break this into three components: a register (to hold the data), an incrementer (to count), and a mux (to select the count or a new starting value). For today we will just build the register, simulate it, and show how to write up the lab.

# 1.1 Program Counter

The register is called the program counter, since it holds the actual count. It is the heart of our system so it is where we will start. We are going to make a module that explains how to build a register (a D flip-flop) in Verilog. Consider the code in Listing 1.1. It is made up of three sections: a header (which has the include command), a port list or interface (which specifies the signals coming in or going out of our module), and a body or implementation (which describes how to build it).

Listing 1.1: Verilog code to make a register.

```
'include " definitions.vh"

module register(
   input clk,
   input reset,
   input [WORD-1:0] D,
```

```
output reg [WORD-1:0] Q=WORD'b0
);

always @(posedge(clk),posedge(reset))begin
    if (reset==1'b1)
        Q<=WORD'b0;
    else
        Q <= D;
end
endmodule</pre>
```

The first part is the header. We will use this same header each time. It tells the Verilog compiler to get all the data from a file called definitions.vh. The extension vh is a Verilog header. We use this to specify common pieces of data we will use across our design, so that all the components we build will be consistent. By putting them in one file, we make it easier to maintain, and prevent mistakes that can happen easily by having multiple copies of these basic pieces of data. For our first component the piece of data we will be using is WORD (set to 64), which is the size of the memory addresses our computer will use (how many bits). Note that if we build things based around WORD, rather than the number 64, we can just change the value of WORD in the file and get a computer with a different size with a couple key strokes.

The second part is the port list or interface. In this area we specify what signals are coming in (input), going out (output), or could go either direction (inout). For outputs only, we could also have the output driven by a register (reg) or not (wire). The other two types (input and inout) are only wires. If you don't specify anything for any of the port types, you will get a wire - it is the default. In our case we have four signals: three inputs, and one output that is a register. The first two inputs are single wires. One is the clock, which specifies the timing, and the other is reset, which clears the contents (makes the zero). The final input is the value we want to store in memory, and I have called it D, following the convention of digital logic. D has multiple bits that are numbered from WORD-1 down to 0. Thus the leftmost bit is 63 in this case, and the rightmost bit is 0¹. The output Q (also the digital logic conventional name) is a register (it will hold its value) and should also be of size WORD and follow the same order as the input D.

The final section is the body or implementation. It is composed of a single thread of code, that will keep running (hence always). It will run one time every time there is a positive edge (0 to 1 transition) for either the clock or reset. Reset has higher priority, so if reset is asserted the register is cleared (Q is set to zero), otherwise the value of D is stored it Q. That is it. A nice, simple

<sup>&</sup>lt;sup>1</sup>If you want to be technical this is called little endian, since the little end (the least significant or unit bit) is going into the first memory location (bit 0). If you reversed the order by putting the 0 first and the WORD-1 last it would be big endian, since the big end (most significant bit) would go in the lowest addressed bit.

module.

### 1.2 Testbench

We now want to test this. To test it, we need to tell the simulator to build a copy (instantiate) the module, and then we will need to supply the inputs and look at the outputs to verify that the module works correctly. Consider the testbench in Listing 1.2.

Listing 1.2: Verilog code to test a register.

```
'include "definitions.vh"
module test_regs;
wire clk;
wire rst=0;
reg[WORD - 1:0] d;
wire [WORD - 1:0] q;
oscillator clk_gen(clk);
register UUT(
    .clk(clk),
    .reset(rst),
    D(d),
    .Q(q)
    );
initial
begin
    d \le WORD' d0; \#CYCLE;
    d \le WORD' d1; \#CYCLE;
    d \le WORD' d2; \#CYCLE;
    d \le WORD' d3; \#CYCLE;
    d \leq WORD' d4; #('CYCLE/5);
    d \le WORD'd5; #('CYCLE * 4 / 5);
end
endmodule
```

Like our register it starts with our standard header, but this time there are no ports! A testbench is providing all the signals to simulate the inputs to the unit under test (UUT) and thus does not need them. This is how Verilog finds a top level simulation module - there are no ports. In the body (implementation)

Figure 1.1: Timing diagram.

we have a bunch of things. First all the signals to our UUT must be declared. Outputs always must go to wires (the outputs are driving them, and only wires can be driven). Often inputs are registers since you will want to specify a value and have it continue until you give it a new value, though some can be wires if you had another unit that was supplying the values from its outputs. In our case, the clock signal will be driven by a module names oscillator, which will give us a nice square wave with period CYCLE, which is another constant defined in our definitions.vh file. The code thus makes an oscillator and a register, then runs the initial thread (it runs once at the start then never again) The initial thread sets the value of the input then waits a CYCLE. The last couple delays are not full cycles. I did this for two reasons:

- 1. To show you how to make Verilog do calculations for you.
- 2. To remind you that the input won't necessarily be nice and perfectly timed to your register. Unsynchronized signals happen, and is a frequent cause of problems, hence the need to test.

This is by no means an exhaustive testbench, but run it and look at the output. Does it do what you expect? What else might you want to test? Add this to your testbench and run it again to see if the register works.

# 1.3 Using LATEX for Your Write-up

All that is left is to write it up. I am going to have you use IATEX to do your labs. Note how I include files, programs, and images. It is worth noting that IATEX will automatically make the table of contents and bibliography for you also. To top it off you only need a text editor as the files are just ASCII files. To generate the document you run the command pdflatex and pass it the main file, and it will generate a pdf.

Why use  $\LaTeX$ ? There are lots, but here are a few that matter in this course

- 1. It typesets programs from the actual source, no need to copy the program and have spell checkers and grammar editors mess things up.
- 2. It quickly and correctly handles equations (important given our math use).

- 3. It automatically handles table of contents and bibliographies.
- 4. It is free, and generates high quality documents (book quality) it is open source since before open source.
- 5. It is used in publication of research documents.
- 6. It is the only large program believed to be error free in its source code, and have no missing features (development is complete!)

#### 1.3.1 Background

TEX refers to both a language for typesetting and the program (compiler actually) that does the typesetting. LATEX is a macro package which sits on top of TEX and provides additional functionality, and has become synonymous with the language variant (dialect) of TEX which it created. Since LATEX is hugely popular and really useful, TEX and LATEX have become synonymous to most people, and I will treat it so from now on. A note on pronunciation: TEX is in Greek letters - tau epsilon chi and hence is pronounced 'tek' not tex (similar for LATEX which is pronounced 'lay-tek' not latex).

T<sub>E</sub>X is not a WYSIWYG (what you see is what you get) typesetting program like many editors you are familiar with, as it was designed to be a tagged language like the more recent html (yes, TFXis older). The idea is not to spend time thinking about how it should look, but rather to classify what it is and let the automated standards set the text by what the text is<sup>2</sup>. To provide flexibility and extension (and it was designed by one of the greatest computer scientists, Donald Knuth) it was set up as a programming language with a compiler. You will thus interact with several different programs, an ASCII text editor (to write the files), a T<sub>F</sub>X application to compile them, a pdf or dvi viewer to look at the output, and potential helper apps like dvi2ps, dvi2pdf, and their viewers. Since LATEX is a programming language, we have a comment character % that I had to escape by putting a \before it to make it print. Whitespace past the first space (word separation) is ignored, except for a blank line, which means start a new paragraph. More than one blank line is ignored. To get more space, you issue a command, such as \vspace{.25in}, which puts a quarter inch of vertical space. IATEX also knows pt (points), px (pixels), pc (pica), mm (millimeters), cm (centimeters), em (width of an 'm'), and many more. By default the space is not placed if it does not separate some object (i.e. at the top of a page), but you can force it by using \vspace\*{.25in}. Starred commands are just versions of the main command.

There are many more commands than I can describe in this brief intro, including commands to let you define new commands and environments. We will not need too many fancy commands, we only need to describe the commands

 $<sup>^2</sup>$ For instance, note the chapter, section, and subsection commands in the tex files. IATEX assigns a number, records it, the title, and page so it can automatically put it in the table of contents for you.

to include figures, code, and equations. If you want to learn more, then I have links to free manuals online at r2labs.org.

### 1.3.2 Compile Process

One thing that will help you a lot in working with LATEX is how the compile process works. TEX is a two pass compiler, but it does only one pass each time it runs. Allow me a brief introduction to compilers, which is a great course if you can take it.

When you are compiling a file you have control statements (branches, loops, conditional execution statements like if or switch/case) that require you to know how many program lines ahead or behind something is in the assembled code, which you will not know at the start. While you are often just putting in a flag or label to be handled by the assembler later, you in truth don't even know if they actually put the destination of the transfer of control, and thus have an error. One easy way of handling this is to run through the process twice, collecting labels and such the first time and then doing the compile the second time through, which is what a two pass compiler does. TeX collects all the labels, notes all the chapter, section, and other structures, identifies all the bibliography references, and so on and puts them in a special auxiliary file for the next pass. It will also create a DVI file, which has most things right, but will lack table of contents, references, bibliography, and such. The second time through it already has the information before the file runs so it reads that first and uses it to create a fully correct output.

A logical question at this point is why not just have it run twice on its own? Well, in the 1980's computers were small and slow, so each run of TFX (we didn't even have LATEX at first) took an appreciable amount of time. If you know the compile process, there are times you only have to run things once, like small spelling changes not in a title, chapter, etc. Allowing people to do only one pass at a time was a big advantage (some T<sub>F</sub>X compiles I had to do could take 10 minutes even in the 1990's). Bibliographies are handled by an external program called BibTeX, which reads the .aux file to find the references (thus you need to run IATFX first), then pulls the data from the .bib files you specify in the calling command in your .tex file and creates a .bbl file. The .bbl file contains all the info formatted how the bibliography should look. LATEX reads this in the first pass and copies it over to the aux file and resolves the links to the text references. The next run of IATEX reads all this in and places both the bibliography and the cross references. This means that to get a bibliography in you must run LATEX BibTeX, LATEX then LATEX once more. You only need to do this if you add new reference, which in the labs will be once, provided you don't delete those intermediary files.

# 1.4 Your Assignment

- 1. Finish the testbench in Listing 1.2 by testing several additional cases. For instance, what happens when D is set at different points during the clock cycle, or if D is set for longer than a single clock cycle. Also, reset is not currently being tested. Does reset work properly? Does the register work properly after reset has been cleared?
- 2. Run a simulation and generate a timing diagram like I did.
- 3. Write up a lab report in IATEX following the lab format in LabN.tex and generate a pdf file.
- 4. Upload the pdf and all the Verilog files to the course LMS.

# Program Counter

As mentioned in the last lab, the program counter is a register that is one word in length. It holds the address in memory of the next instruction to be fetched and executed. There are several way that the program counter is updated:

- 1. If the program does not branch (via an if statement, while loop, etc), then the program counter should advance to the next address (add 4 bytes) each clock cycle.
- 2. If the conditions of a conditional branch are met, then the program counter should be updated with the branch destination address.
- 3. If an unconditional branch or jump occurs, then the program counter should be updated with the branch destination address.
- 4. If an interrupt or error occurs, then the program counter should be updated with the interrupt or error handler address.

The instructions will be fetched in sequential order the majority of the time.

#### 2.1 Incrementer

We will build a program counter incrementer by making a simple adder. Later in our computer we will need another adder, so we will re-use this code. When used as the program counter, we will pass it a 4 because each instruction is 32-bits long (even though it is a 64-bit computer) and we want to increment to the next instruction in memory. Most machines are byte addressable, because one ASCII character (a char in c/c++) is a byte. For a machine with 32-bit instructions like we are using, that would mean 32/8 = 4 bytes to a word or each instruction would be 4 addresses later. The book follows this convention so it will have 4 when it increments its program counter.

An adder is very simple in Verilog. There are two inputs (the two numbers to be added) and one output (the result). All the ports are size word because they hold integers.

In this lab you will make your own adder and a testbench for the adder. Your adder module should be called 'adder' and should have inputs of Ain and Bin. The output should be add\_out.

## 2.2 Input Selection via Mux

We will also need to be able to choose between normal advancing (sequential stepping) and branching (loops, if statements, etc.). We will use a multiplexor (mux) to do this. A mux is a simple device that connects one of the inputs to the outputs based on how the selector is set. If the selector is 0 then input 0 is connected to the output, and if the selector is 1 then input 1 is connected to the output. One interesting addition in this block of code is the addition of a size parameter. Parameters are passed before the normal ports and are used to configure the code to meet a requirement at the time of construction. Note parameters are constants and cannot be changed later in the module. The = 8 defines the default value if nothing is specified. In this case we are using parameters to set the number of wires that compose the inputs and output. In our problem we will need some muxes to switch entire words (64 bits), but later we will also need to switch register addresses (5 bits). Rather than write two muxes, we will make one and then use the parameter to change the size when they are declared. The mux code is located in ARM-Lab/code/0\_common/mux.v.

Listing 2.1: Verilog code to make a mux.

```
'include "definitions.vh"

module mux#(
    parameter SIZE=8)(
    input [SIZE-1:0] a_in,
    input [SIZE-1:0] b_in,
    input control,
    output [SIZE-1:0] mux_out
    );
    assign mux_out = control?b_in:a_in;
endmodule
```

Create a testbench for the mux. Note that if the parameter is not set by the testbench, the mux module will set the inputs and outputs to be the default of 8. We are going to change this to test it as a 64 bit mux. In your testbench, instead of creating your mux module using mux UUT(..., define the parameter as 64 by changing it to be mux#(64) UUT(... You can also do the dot notation as was done for the ports, but there are usually so few parameter you don't need to. Now come up with good values to test your mux so you are confident it works.

# 2.3 Your Assignment

- 1. Write an incrementer by creating an adder.
- 2. Write a testbench for the adder.
- 3. Write a testbench for the mux in Listing.
- 4. Run a simulation and generate a timing diagram for each.
- 5. Write up a lab report in LATEX following the lab format in LabN.tex and generate a pdf file.
- 6. Upload the pdf and all the Verilog files to the course LMS.

# Fetch Stage

We are ready to build our fetch unit. To do this, we will make one more unit, our instruction memory, then we will need to make a module to assemble all our units together.

## 3.1 Instruction Memory

The instructions are stored in memory, and are accessed by using the address where they are stored. You can think of memory like a giant hotel for our data. Each piece of data is stored in a room (memory location), which we can find by its room number (memory address). To get a piece of data stored in memory (like an instruction) we need to take its address, go to that location, and grab the data. A bunch of memory locations, accessed by an address is called an array. Arrays in Verilog are declared like they are in C; the data type is specified, then the name, then the array size. To store the instructions, we will need an array of 32-bit numbers (definitions.vh defines INSTR\_LEN as 32), which means the data type must be reg['INSTR\_LEN-1:0]. After the name is specified (mem in this case), we are going to use a parameter called SIZE to specify how big the array is: [SIZE-1:0].

The other interesting thing about this code is how to initialize the memory. The default size of the memory is 1024 bytes, so we do not want to initialize this memory element by element in the code. Fortunately Verilog gives you two functions to do this automatically: \$readmemb and \$readmemh. The last letter specifies the base (binary or hexadecimal) of the data in the file. White space separates fields, but the underscore character is ignored and thus can be used to make the values in a number more readable. The readmemb function will be used to read the file 'IMEMFILE and store the bits in the imem array. This is done one time on initialization. Then, you can access that data in imem at any time after that. 'IMEMFILE is defined in definitions.vh, and I provide this file, which contains 14 instructions. However, you will need to update definitions.vh to point to your group's testfiles section rather than mine, or else it will not find

the file.

Listing 3.1: Instruction Memory

```
'include "definitions.vh"
module instr_mem#(
    parameter SIZE=1024)(
    input clk,
    input [WORD -1:0] pc,
    output reg ['INSTR_LEN - 1:0] instruction
    );
    reg['INSTR\_LEN - 1:0] imem [SIZE - 1:0];
    integer i;
    //handle output
    always @(posedge(clk))
        instruction \le imem[pc/4];
    //initialize memory from file
    initial
        $readmemb('IMEMFILE, imem);
endmodule
```

The code is given in Listing 3.1. How will it be used? What needs to be tested? Consider those questions and write a testbench and verify it's operation.


## 3.2 Fetch Stage

Now we need to connect it together. The components of our instruction fetch (sometimes called ifetch or just fetch) stage are shown in Figure 3.1.

Any wire (or reg) in the figure that comes in or goes out are input or output ports in the iFetch module. In Figure 3.1, the blue wire is a control signal and comes ultimately from the control unit, which you will build in the decode stage. Wires (or regs) that are completely contained in the figure are local to the iFetch module and are thus defined internally in the module. The one exception to this is the current program counter (cur\_pc). While there is no reason that it must be output from the iFetch module, I recommend making it an output so that it shows up on your simulation results, helping you to keep track of which instruction is currently executing.

While the input and output signals are easily identified by the diagram, you must also determine the size of each signal and whether it is a wire or reg. When you look at the figure I cut from a figure in the book, note that not every wire has a name. If a wire is unlabeled, it is worth looking at other figures (like your text in chapter 4) to figure out what the signal is.

Figure 3.1: Instruction Fetch Stage.



IMPORTANT NOTE: Throughout your entire project, your signal names should follow the convention of the Freescale Semiconductor Verilog guide, which states that signal names should be all lower case, with words separated by an underscore.

Once you have figured out all your connecting signals (wires and regs), you should identify the components you are going to use. We have already created the modules, so now we just need to tell Verilog to instantiate them (build one) in the iFetch module. Again choose your names wisely. I have instantiated them for you in Listing 3.2, but I haven't made the connections yet. You must use knowledge gained from the wiring diagram to hook the components together with the available wires. You should not need to create any more wires and registers. It is just a matter of connecting the components together correctly.

The code, minus the connections, is listed below in Listing 3.2.

Listing 3.2: Starter code for the fetch stage.

```
'include "definitions.vh"
```

```
.clk(),
    .reset(),
    .D(),
    .Q()
    );
    adder incrementer (
    . a_in(),
    .b_in(),
    .add_out()
    );
    instr_mem#(SIZE) instr_mem(
    . clk(),
    . pc(),
    .instruction()
    );
endmodule
```

### 3.3 Fetch Testbench

Once you have made your connections, you should test the operation of the iFetch module by creating iFetch\_test.v. You know you

checked your individual modules, but there could be errors, or unexpected behavior when you put them together. Sometimes weird timings between modules causes signals to be missed and such.

Your testbench should set the inputs into the iFetch stage and verify that the correct outputs are produced. You should test both sequential operation (PC incrementing by 4) and branching. When you test branching, keep in mind that my provided instruction file (instrData.data) only contains 14 instructions, so don't branch beyond the end of the file.

As we progress through this lab, you will learn how critical timing is. Please look at the cur\_pc value and the instruction value and verify that the instruction that was fetched is the correct instruction, according to instrData.data and the current program counter. Make sure to switch back and forth between sequential and branching to make sure that this works properly,

# 3.4 Lab Writeup

For the Lab 3 report, only describe iFetch.v, iFetch\_test.v, and instr\_mem\_test.v. You have already described the other files, except instr\_mem.v, which I provided. iFetch.v is all about the module connections and how the modules interact with each other. Focus the Interface, Design, and Implementation parts of your lab

report on that aspect. Then describe iFetch\_test.v, and instr\_mem\_test.v in the Test Bench Design section, and show the results for both.

## 3.5 Your Assignment

- 1. Write a testbench for the memory in Listing 3.1.
- 2. Finish the fetch stage and write a testbench to verify it.
- 3. Run the simulations and generate a timing diagrams.
- 4. Write up a lab report in LATEX following the lab format in LabN.tex and generate a pdf file.
- 5. Upload the pdf and all the Verilog files to Canvas.

# Beginning to Decode

#### 4.1 Instruction Decode

The next stage in the datapath is the iDecode stage. The iDecode stage evaluates the binary instructions (an output of the iFetch stage) and determines what needs to be done. There are many aspects to the iDecode stage, and some get fairly complex. But today we will begin the process of decoding that instruction by decomposing the instructions into the key parts of R-Type and D-Type instructions:

- 1. Opcode
- 2. Address (used only in D-Type instructions)
- 3. Rm (used only in R-Type instructions)
- 4. Rn
- 5. Rd (though the book uses Rt for D-type instructions, we will use Rd for the last operand of D-type instructions)

To do this, you will create a new module called instr\_parse. This module will simply read inputs and assign appropriate output values. These outputs should be assigned on the clock edge with non-blocking procedural assignments. While this might not seem important now, it will become important later. The inputs should be a clk signal and a 32-bit instruction. Outputs are listed for you above. Although R-type and D-type instructions have different operands, you can treat them the same for now. For instance, you can still assign an Address field on an R-type instruction, and you can still assign an Rm field on a D-type instruction. In future labs, we will begin treating the instructions differently and ignore the unnecessary fields. Notice how because of the commonality of instruction format, Opcode, Rn, and Rd are all universal across these instruction types. Please remember to use the style specified in the previous lab, where all items are lower case with underscores separating them. For instance, for Rd,

you should use the signal name rd\_num. Appending num on the end of the name indicates that this is the register number, not the value from the register.

To test this, you will need to create an instr\_parse\_test.v that will feed the module with a clock signal and instructions. Since we are not integrating with our fetch module yet, your test bench should manually set the instruction values. I recommend using the first four instructions in instrData.data, since we know the parsed results from lecture. Then you can verify that your instructions are being parsed correctly.

### 4.2 Register File

Next, we will create the register file. You will create a new module called regfile (in regfile.v). The regfile module should retrieve data from the registers on the rising edge of read\_clk as well as write to the registers on the rising edge of write\_clk when the regWrite flag is set. The regfile should use a verilog reg array. You do not need to use the register module that you used for your program counter. Since we don't currently have the ability to do loads and stores (since we don't have data memory yet), the values for the registers should be stored in a datafile, regData.data and read in during the initial block, just like we did with the instr\_mem.v file.

Inputs to the module should include a signal called read\_clk and a signal called write\_clk as well as all inputs shown on the Register file in Figure 4.1. The outputs should be the outputs of the Register file in Figure 4.1. Use names such as read\_register1, read\_data2, etc.

You will need to write a testbench, regfile\_test.v, for this module as well. It should provide values for each input and verify that the outputs match expected behavior. Please make sure to write to the register file in your test bench, then read from that register to verify that your register writes work properly.

0 M u x Add Add<sub>result</sub> Shift left 2 RegWrite Instruction [9-5]
Instruction [20-16]

M
U
X
1 Read register 1 Read Read data 1 register 2 Read address MemWrite MemtoReg ALUSrc Zero ALU ALU result Address Read data Write Read register data 2 Instruction memory Instruction [4-0] Write data Registers Write memory data 32 64 Instruction [31-0] Sign-extend ALU control MemRead Instruction [31-21] ALUOp

Figure 4.1: Expected Results

## 4.3 Your Assignment

- 1. Create an instr\_parse module as described above.
- 2. Create an instr\_parse test module and verify that the instruction is being parsed properly.
- 3. Create a regfile module as described above.
- 4. Create a regfile\_test module and verify that the values are being stored and retrieved from the regfile properly.
- 5. We will not write a full lab report for this lab. Instead, we will submit a simplified report that will just allow me to make sure that everyone is making good progress. Write a simplified lab report in LaTex that includes:
  - (a) A one paragraph intro describing your results. Please indicate whether the modules worked properly or not. If you have any other comments that you want me to know, please put them here.
  - (b) Your module code, test bench code, and simulation results for each module created. Please make sure to label which set of simulation results goes with each module. You do not need to add additional text in this section unless there is something that you want to communicate to me.

# Control Unit and Sign Extender

### 5.1 Control Unit

Next, we will create the main control unit. You will create a new module called control (in control.v), and this module will be part of your iDecode module. The control module should use a portion of the instruction to determine the values of all control signals to be used in our processor. These signals include:

- 1. Reg2Loc
- 2. Uncondbranch
- 3. Branch
- 4. MemRead
- 5. MemtoReg
- 6. ALUOp
- 7. MemWrite
- 8. ALUSrc
- 9. RegWrite

The supported instructions should include:

- 1. ADD
- 2. SUB
- 3. AND

- 4. ORR
- 5. LDUR
- 6. STUR
- 7. CBZ
- 8. B

You will need to evaluate the incoming instruction and determine what value to set for each control line. Inputs and outputs should match Figure 4.22 in the textbook. Note that a value of X in a table entry indicates that it does not matter whether the value is 0 or 1. It is always best to set the signal to 0 or 1, even if it does not matter.

#### 5.2 Control Unit Test

The Control Unit is crucial to operation of your datapath, so it needs to be tested thoroughly. Every supported instruction (listed above) should be tested with the Control Unit Test. To facilitate testing, I have provided an Excel spreadsheet with 10 instructions listed across the top. I will refer to this table as the Expected Results Table. These are the instructions that you should use to test your Control Unit and your full Decode stage (once we finish it). The rows of the table are signals that will be inputs and outputs of the control module.

Before writing your unit test, you should fill in every cell in this table with the expected results. This includes producing the machine code for each instruction. Then, use these machine code instructions as inputs to your Control Unit Test and verify the outputs. You should display the outputs on your simulation results in the same order that they are shown on the Expected Results Table. Then, you can go right down the table and easily verify that your results are correct. Save the Expected Results Table on GitHub, because we will be adding to it in future labs.

Note that, at this point, the values that are loaded in the registers do not matter, as we are just testing the Control Unit. Once we get to the full iDecode stage, we will need to address the register values.

The Verilog implementation between 'if/else' statements and 'case' statements differ. 'If/else' statements will create a series of nested muxes with two inputs each, whereas a case statement will produce one large mux with many inputs. To maximize speed, we should use case statements. But one of the challenges of this lab is dealing with opcodes of different sizes. Thankfully, Verilog has 'casex', which will only evaluate binary digits that are not labeled X. So for a CBZ instruction, you can fill in the last 3 digits with XXX and use 'casex'. To help you get started, I've included starter code for control.v in Listing 5.1. The 'casex' syntax will also be very helpful in the Sign Extender. Also, please create macros in definitions.vh for the opcodes of each instruction and for the ALU Op values of each instruction type.

Listing 5.1: Control Module

```
'include "definitions.vh"
module control (
    input [10:0] opcode_bits ,
    output reg reg2_loc,
    output reg uncondbranch,
    output reg branch,
    output reg mem_read,
    output reg mem_to_reg ,
    output reg [1:0] alu_op,
    output reg mem_write,
    output reg alu_src,
    output reg reg_write
    );
    always @(*) begin
        casex (opcode_bits)
        // ADD, SUB, AND, ORR, LDUR, STUR, CBZ, and B should be
        // defined in definitions.vh. CBZ and B instructions should
        // use X to fill in the extra bits in the 11 bit opcode
        // casex treats these bits as 'don't cares'
        'ADD: begin
                 reg2\_loc <=0;
                 uncondbranch <= 0;
                 branch <= 0;
                 mem_read \le 0;
                 mem_to_reg <=0;
                 // ALUOp_RTYPE, ALUOp_DTYPE, and ALUOp_BRANCH should
                 // be defined in definitions.vh
                 alu_op<='ALUOp_RTYPE;
                 mem_write <=0;
                 alu_src \le 0;
                 reg_write <=1;
            end
        endcase
    end
endmodule
```

## 5.3 Sign Extender

The final major component of the Decode stage is the Sign Extender. The Sign Extender should use information in the instruction to create a 64-bit output value to use as an address or branch offset. The sign extender should support

extending address values from the following instructions:

- 1. LDUR
- 2. STUR
- 3. CBZ
- 4. B

## 5.4 Sign Extender

The Sign Extender Test should test LDUR, STUR, CBZ, and B instructions. You can utilize the instructions from the Control Unit test. Verify that you Sign Extended Output on the Simulation Results matches the value on your Expected Results table.

## 5.5 Your Assignment

- 1. Fill in the entire Expected Results Table, starting with the version that I provide in the testfiles section in GitHub.
- 2. Create a Control Unit.
- 3. Create a Control Unit Test and verify that the simulation results match your Expected Results Table.
- 4. Create a Sign Extender module.
- 5. Create a Sign Extender Test Module and verify that the simulation results match your Expected Results Table.
- 6. We will not write a full lab report for this lab. Instead, we will submit a simplified report that will just allow me to make sure that everyone is making good progress. Write a simplified lab report in LaTex that includes:
  - (a) A one paragraph intro describing your results. Please indicate whether the modules worked properly or not. If you have any other comments that you want me to know, please put them here.
  - (b) Your completed Expected Results Table.
  - (c) Your module code, test bench code, and simulation results for each module created. Please make sure to label which set of simulation results goes with each module. You do not need to add additional text in this section unless there is something that you want to communicate to me.

# Finishing Decode

### 6.1 iDecode Module

At this point, you have created all of the modules necessary to assemble the iDecode module. Now you need to create a new module called iDecode. The inputs and outputs can be determined by evaluating Figure 6.1. Any signal that crosses the boundaries of the red box is an input or output. Signals that do not cross the boundaries of the red box are signals that are internal to the iDecode module and should be declared internally in iDecode.

#### 6.2 iDecode Unit Test

To verify that your iDecode module works correctly, you must first update your Expected Results Table. You should first add a row for every input and output of your iDecode module, then fill in all cells with expected values. If a particular data item is not relevant for a particular instruction (for instance, sign\_extended\_output on an R-type instruction), then just put an X in that cell. To ensure that we are testing each case, please update regData.data to reflect the following values:

- 1. X19 = 10
- 2. X20 = 30
- 3. X21 = 0
- 4. X22 = 15

Now create a unit test for iDecode by providing the inputs for iDecode and verifying the outputs of iDecode. For the instruction input, use the instructions from your Expected Results Table. For arithmetic instructions, use the test bench to provide the correct value to the write\_data input, since we do not yet

0 Mux Add ALU Shift left 2 Reg2Loc Uncondbranch Branch
MemRead
MemtoReg
ALUOp Instruction [31-21] ALUSrc RegWrite Read register 1 Read data 1 Instruction [9-5] Read address nstruction [20-16] Read register 2 Zero -Instruction [31–0] ALU ALU result Address Read data Write Read register data 2 Instruction memory Instruction [4-0] Write data Registers Write Data data memory 32 64 Sign-extend Instruction [31-0] ALU contro Instruction [31-21]

Figure 6.1: Expected Results

have an ALU to do the calculations. Also, please use your test bench to provide a value of 20 to X9 in the first command (LDUR).

With your Expected Results Table in hand, you should be able to run the iDecode unit test and analyze your simulation outputs by going vertically down the simulation output, comparing the table to your simulation output. While certain values will be offset in time, a single instruction should fall within a single clock cycle.

### 6.3 Integrating iFetch and iDecode

Now that you have iDecode created and tested, you can test it with your iFetch module. To do this, you need to create a file called datapath.v. This will be your top-level file for your integrated datapath, analagous to the test bench files. In this file, you should have an instance of iFetch and iDecode. You should connect these two modules with wires by analyzing the full datapath diagram. Since we do not have a full datapath yet, we need to have some "test bench" aspects to datapath.v. Similarly to your iFetch test, you will want to create a reg for reset, pc\_src, and branch\_target. Since we do not have all aspects of branching implemented, please keep pc\_src set to 0 for the duration of the test.

Please update your instrData.data file to only contain the 10 instructions in your Expected Results Table. The goal of datapath.v is to verify that the PC increments, each of these instructions is fetched at the appropriate time, and that the instruction executes properly. You can verify the execution by comparing your results with your expected results table.

# 6.4 Your Assignment

- 1. Integrate all individual modules into the iDecode module.
- 2. Update your Expected Results Table to include all iDecode inputs and outputs.
- 3. Test the iDecode module with the instructions from the Expected Results Table.
- 4. Verify that your simulation results match your expected results.
- 5. Create datapath.v and integrate the iFetch and iDecode stages.
- 6. Verify that the results match the Expected Results Table.
- 7. Write a full lab report for the iDecode stage. The focus of the report is iDecode.v and iDecode\_test.v. This lab report should describe the Design (high-level of what it does) of each module within iDecode, but it does not need to describe the implementation details. The iDecode module should

include Implementation details, and the iDecode\_test should be described in the Test Bench section. The report should follow the LabN.tex format and should include the following additional items:

- (a) Expected Results Table
- (b) Simulation Result Images for iDecode\_test.v and datapath.v
- (c) All code used in the iDecode module (including code for each module)
- (d) Code for iDecode\_test
- (e) Code for datapath.v
- (f) The elaborated schematic that Vivado produces. Please make sure to expand the iDecode module so that we can see the contents of it.