

# Lab 4: Beginning to Decode

Matthew Carrano and Breana Leal

February 5, 2018

## 1 Simplified Report

The `instr_parse` module uses both R and D format to break down the instruction code. The module parsed the instruction bits successfully and it is verified using four instruction codes provided in class. The `regfile` module reads the data from the `regData` file and outputs the bits into an array. The module progresses along the positive clock edge. When `write_data` is HIGH data will be written to the registers. This action is verified through the simulation.

## 2 Code

Listing 1: Verilog code for implementing the `instr_parse` module.

```
'include "definitions.vh"

module instr_parse(
    input clk ,
    input ['INSTR_LEN-1:0] instruction ,
    output reg [10:0] opcode ,
    output reg [8:0] address ,
    output reg [4:0] rm_num ,
    output reg [4:0] rn_num ,
    output reg [4:0] rd_num

);

always @(posedge( clk )) begin
    opcode <= instruction [31:21];

    address <= instruction [20:12];

    rm_num <= instruction [20:16];

    rn_num <= instruction [9:5];
```

```

        rd_num <= instruction[4:0];

    end

endmodule

```

Listing 2: Verilog code for implementing the regfile module.

```

`include "definitions.vh"

module regfile(
    input read_clk ,
    input write_clk ,
    input regWrite ,
    input [4:0] read_reg1 ,
    input [4:0] read_reg2 ,
    input [4:0] write_reg ,
    input [`WORD-1:0] write_data ,
    output reg [`WORD-1:0] read_data1 ,
    output reg [`WORD-1:0] read_data2
);

    reg [`WORD-1:0] regs [31:0];

    always @(posedge(read_clk)) begin
        read_data1 <= regs[read_reg1];
        read_data2 <= regs[read_reg2];
    end

    always @(posedge(write_clk)) begin
        if (regWrite == 1'b1)
            regs[write_reg] <= write_data;
    end

    initial
        $readmemb('RMEMFILE, regs);

endmodule

```

### 3 Testbench

Listing 3: Verilog code for implementing the instr\_parse testbench.

```
'include "definitions.vh"

module instr_parse_test;

    wire clk;
    reg ['INSTR_LEN-1:0] instruction;
    wire [10:0] opcode;
    wire [8:0] address;
    wire [4:0] rm_num;
    wire [4:0] rn_num;
    wire [4:0] rd_num;

    oscillator clk_gen(clk);

    instr_parse UUT
    (
        .clk(clk),
        .instruction(instruction),
        .address(address),
        .opcode(opcode),
        .rm_num(rm_num),
        .rn_num(rn_num),
        .rd_num(rd_num)
    );

    initial begin

        instruction = 32'b11111000010011110000000101001001;
        #(2*'CYCLE);
        instruction = 32'b10001011000010010000001010101001;
        #(2*'CYCLE);
        instruction = 32'b10010001000000000000011010101001;
        #(2*'CYCLE);
        instruction = 32'b11111000000011110000000101001001;

    end

endmodule
```

Listing 4: Verilog code for implementing the regfile testbench.

```
'include "definitions.vh"
```

```

module regfile_test;

    wire read_clk;
    wire write_clk;
    reg regWrite;
    reg [4:0] read_reg1; //rn
    reg [4:0] read_reg2; //rm
    reg [4:0] write_reg; //rd
    reg ['WORD-1:0] write_data;
    wire ['WORD-1:0] read_data_1;
    wire ['WORD-1:0] read_data_2;

    oscillator clk_gen_read(write_clk);

    oscillator clk_gen_write(read_clk);

    regfile UUT(
        .read_clk(read_clk),
        .write_clk(write_clk),
        .regWrite(regWrite),
        .read_reg1(read_reg1),
        .read_reg2(read_reg2),
        .write_reg(write_reg),
        .write_data(write_data),
        .read_data1(read_data_1),
        .read_data2(read_data_2)
    );

initial begin

    regWrite <= 1'b0;
    read_reg1 <= 10;
    read_reg2 <= 15;

    #('CYCLE*6);

    regWrite <= 1'b1;
    write_reg = 5'b01001;
    write_data = 256;

    #('CYCLE*2);

    regWrite <= 1'b0;
    read_reg1 <= 2;
    read_reg2 <= 32;

```

end

endmodule

Figure 1: Timing diagram for instr\_parse module test.





Figure 2: Timing diagram for regfile module test.



The regfile simulation is working on the positive edge and

## 4 Simulation

The regfile simulation is working on the positive edge and

[illegible]

Name	Value
% clk	1
Instruc_[31:0]	1111100000
Opcode[10:0]	1111100000
address[8:0]	011110000
rm_num[4:0]	01111
rm_num[4:0]	01010
rd_num[4:0]	01001

Name	Value	0 ns	20 ns	40 ns	60 ns	80 ns	100 ns	120 ns	140 ns	
clk_read_clk	0									
clk_write_clk	0									
regWrite	0									
read_reg1[4:0]	2									
read_reg2[4:0]	0									
write_reg[4:0]	9									
write_data[63:0]	256									
read_dat_1[63:0]	2									
read_dat_2[63:0]	0									

[illegible]