## Lab 10 Memory

# Matthew Carrano and Breana Leal March 28, 2018

#### 1 Results

The data memory and iMemory modules work correctly. Both modules were verified through the iMemory testbench which consisted of six tests, each a cycle long. Inside the test bench, the input variables are mem\_read, mem\_write, zero, branch, uncond\_branch, alu\_result, and read\_data2. All variable names correspond to the name in the datapath picture. The output variables are or\_result (the branch decision) and read\_data. read\_data corresponds to the picture, and or\_result is simply the result of the OR gate in the iMemory module. The goal of the first test was to verify the memory read capability as well as the or\_result when all branch related inputs are 0. It is seen from the simulation in Figure 2 on page 5 that on the first positive edge of the clock, or result is 0 and read\_data is 1. This is expected because zero, branch, and uncond\_branch are all set to 0 which means the inputs of the OR gate are 0. Additionally, mem\_read is set to 1 and alu\_result to 2. This means the module should read the data from address 1 of data memory, and output that data through read\_data. Data memory was initialized with Figure 1 on page 2. Therefore, address 1 of data memory contains the value 1. This is why read\_data equals 1. On the two next cycles, the memory write functionality was tested. This was done by turning mem\_read off and mem\_read on, and then vice versa in the following cycle. alu\_result was also changed to 2 during the write test. In this way, the value of read\_data2, arbitrarily set to 1234 in the first cycle, is written to address 2 of data memory and in the next cycle (mem\_read = 1, mem\_write = 0) the value of address 2 is read from data memory. Therefore, alu\_data is 1234 at the start of the third cycle, as seen in the simulation. Finally, the branch decision was tested further. First, branch was set to 1, while the other branch-related inputs remained at zero. With the zero flag set to 0, the AND gate will output 0, and therefore both inputs of the OR gate are zero. Therefore, the or\_result is 0. Next, zero was set to 1. This means the AND gate will output 1, and therefore the or\_result is 1. Lastly, branch and zero are set to 0, but uncond\_branch to 1. Thus, one of the OR gate inputs is 1 and so its output is also 1.

Figure 1: Data Memory initial values.

	,
ramData.data ☑	
1	000000000000000000000000000000000000000
2	000000000000000000000000000000000000000
3	000000000000000000000000000000000000000
4	000000000000000000000000000000000000000
5	000000000000000000000000000000000000000
6	000000000000000000000000000000000000000
7	000000000000000000000000000000000000000
8	000000000000000000000000000000000000000
9	000000000000000000000000000000000000000
10	000000000000000000000000000000000000000
11	000000000000000000000000000000000000000
12	000000000000000000000000000000000000000
13	000000000000000000000000000000000000000
14	000000000000000000000000000000000000000
15	000000000000000000000000000000000000000
16	000000000000000000000000000000000000000
17	000000000000000000000000000000000000000
18	000000000000000000000000000000000000000
19	000000000000000000000000000000000000000
20	000000000000000000000000000000000000000
21	000000000000000000000000000000000000000
22	000000000000000000000000000000000000000
23	000000000000000000000000000000000000000
24	000000000000000000000000000000000000000
25	000000000000000000000000000000000000000
26	000000000000000000000000000000000000000
27	000000000000000000000000000000000000000
28	000000000000000000000000000000000000000
29	000000000000000000000000000000000000000
30	000000000000000000000000000000000000000
31	000000000000000000000000000000000000000
32	000000000000000000000000000000000000000
33	

#### 2 Code

Listing 1: Verilog code for implementing the data\_memory module.

```
'include "definitions.vh"
module data_memory#(
parameter SIZE=1024)(
    input clk , mem_write , mem_read ,
    input [WORD - 1:0] address, write_data,
    output reg [WORD - 1:0] read_data
    );
    reg[WORD - 1:0] dmem [SIZE - 1:0];
        //handle output
         always @(posedge(clk))
             if (mem_read==1) begin
                 read_data <= dmem[address];</pre>
            end
        always @(posedge(clk))
             if (mem_write==1) begin
                 dmem[address] <= write_data;</pre>
        //initialize memory from file
        initial
             $readmemb('DMEMFILE, dmem);
endmodule
```

Listing 2: Verilog code for implementing the iMemory module.

```
'include "definitions.vh"

module iMemory(
    input mem_read, mem_write, zero, branch, uncond_branch, clk,
    input [WORD-1:0] alu_result, read_data2,
    output or_result,
    output [WORD-1:0] read_data
    );

    wire and_result;

assign and_result = branch & zero;
```

```
assign or_result = uncond_branch | and_result;

data_memory dataMemory(
    .clk(clk),
    .mem_write(mem_write),
    .mem_read(mem_read),
    .address(alu_result),
    .write_data(read_data2),
    .read_data(read_data)
    );

endmodule
```

Listing 3: Verilog code for implementing the iMemory Testbench.

```
'include "definitions.vh"
module iMemory_test;
    reg mem_read, mem_write, zero, branch, uncond_branch;
    reg ['WORD-1:0] alu_result , read_data2;
    wire or_result, clk;
    wire ['WORD-1:0] read_data;
    oscillator clk_gen(clk);
    iMemory UUT(
        .mem_read(mem_read),
        . mem_write ( mem_write ) ,
        .zero(zero),
        .branch(branch),
        .uncond_branch(uncond_branch),
        .clk(clk),
        .alu_result (alu_result),
        .read_data2(read_data2),
        .or_result (or_result),
        .read_data(read_data)
        );
    initial begin
        #('CYCLE/2)
        alu\_result <= 1;
        read_data2 \le 1234;
        mem\_read \le 1;
        mem_write \ll 0;
        zero \ll 0;
```

```
branch \ll 0;
        uncond_branch <= 0;
        #('CYCLE)
        alu_result <= 2;
        mem\_read \le 0;
        mem_write \ll 1;
        #('CYCLE)
        mem_read \le 1;
        mem_write \ll 0;
        #('CYCLE)
        mem\_read \le 0;
        branch \ll 1;
        #('CYCLE)
        zero \ll 1;
        #('CYCLE)
        branch \ll 0;
        zero \ll 0;
        uncond_branch <= 1;
    end
endmodule
```

### 3 Simulation



