



Architectures

L1L1
L2

Processor Cores

Simple CPU

OoO CPU

Caches

L1I Cache

L1D Cache

L2 Cache

Interconnects

Fixed P2P

Main Memories

Fixed DRAM

Simulated Architecture

Component	Specification
core#0	ooOProcessorCore0
core#1	ooOProcessorCore1
l2	l2Cache5
interconnect	fixedLatencyP2PInterconne
mainMemory	fixedLatencyDRAM7

Aa □ Aa \

0 25 50 75 100 125 150 175

