

Assignment 1

Name - Gwen McArdle

Student number – 18322248

Name of assignment – Mini Arithmetic Logic Unit

Date of submission – 17/11/2020

"I have read and I understand the plagiarism provisions in the General Regulations of the University Calendar for the current year, found at <http://www.tcd.ie/calendar>.

I have also completed the Online Tutorial on avoiding plagiarism 'Ready Steady Write', located at <http://tcd-ie.libguides.com/plagiarism/ready-steady-write>."

Signed – Gwen McArdle

Aim

At the completion of this lab, I will have designed an ALU that allows the user chose between the following operations:

fxn	X[5:0]
000	A
001	B
010	-A
011	-B
100	A<B (is A less than B)
101	(A <i>nxor</i> B) (Bitwise XNOR)
110	A+B
111	A-B

I will have used previously written, and new Verilog modules. I will have implemented the correct constraints and I will run the code on the FPGA boards. The switches provide 2's complement digits as inputs as well as the function choice input. The LEDs show the output in 2's complement.

Method

I designed a system, in which the inputs came from the switches and the outputs went to the LEDs via "Inputs_outputs" when using the board. When testing, the inputs came from "testbench", and the outputs were shown in the waveform.


"alu_module" controls which operation's outputs are displayed on the LEDs. It implements "six_adder", "twos_compliment_less" and "bitwise_xnor". "six_adder" did not need any changes from Lab C.



"twos_compliment_less" is a module that adjusts it's inputs so they are in the correct form to implement "eight_bit_comparator". The inputs and outputs are also adjusted to accommodate the fact that the inputs are in two's compliment. I decided to add this module instead of making big changes to the comparator, because I wanted to preserve the original function of the comparator.

Even still, the "eight_bit_comparator" had to be adjusted slightly so that it returned whether or not they were greater or equal separately, this was necessary as the module is being used in two's complement so positive and negative numbers had to be dealt with differently.

I wrote a simple module "bitwise_xnor" which implemented one_bit_equal (known as eq1 when provided).


The hierarchy is shown in the following screenshots:






Results


This waveform shows results when $fxn = 000$. The output should be input 1, which is the case.




This waveform shows results when $fxn = 001$. The output should be input 2, which is the case.



This waveform shows results when $fxn = 010$. The output should be the inverse of input 1, which is the case.




This waveform shows results when $fxn = 011$. The output should be the inverse of input 2, which is the case.




This waveform shows results when $fxn = 100$. The output should be 1 if input 1 is less than input 2, which is the case.




This waveform shows results when $fxn = 101$. Each bit of the output should be 1 if the corresponding bits from input 1 and input 2 are equal, which is the case.



This waveform shows results when $fxn = 110$. The output should be the sum of input 1 and input 2, which is the case.



This waveform shows results when $fxn = 111$. The output should be input 1 minus input 2, which is the case.



Note: In the submitted file, all of these are in the same waveform, each column is the same function.

Instructions for demonstration

In order to demo my ALU:

1. The submitted code uses the module "inputs_outputs" in the file main to control the system.
2. Generate the bitstream and program the device.
3. Use switches 10-15 for input 1 (A).
4. Use switches 6-8 for choose the function (fxn).
5. Use switches 0-5 for input 2 (B).
6. In the case that you want to run the testbench, disable "main", enable "testbench" and run the simulation.

Discussion of tests

The mini ALU is quite effective at meeting the aims of this assignment. Each function was strategically tested, so that any errors could be identified.

$fxn = 000$, was tested with inputs A and B, such that it tested whether it outputted A when there was a conflicting input from B, and when there was a matching input from B. For each combination of inputs the A was always outputted. Therefore, no limitations were identified when $fxn = 000$.

$fxn = 001$, was tested with the same inputs as $fxn = 000$, as the function was largely the same, except this time B was outputted. This test was passed for each combination of inputs.

The same inputs were used to test $fxn = 010$ and $fxn = 011$. Again, these functions are quite similar to the first two. However, these functions must also be checked for how they handle inputs that yield a carry when they are converted to a negative two's complement number. Both functions, gave the correct outputs for each test.

$fxn = 100$ had slightly different test vectors. "twos_compliment_less" has multiple cases. Firstly when the MSB of A is 0 and the MSB of B is 1, the output should be one because negative numbers are always less than positive numbers, this test was passed. When the MSB of A is 1 and the MSB of B is 0, the opposite should be true, the module was also successful when given these inputs. However, when the MSB of each input is equal, bits 0 to 4 of the two inputs must be compared. If they are positive numbers then 1 should be outputted if A is not greater than nor equal to B. These tests were passed. If they are negative numbers then 1 should be outputted if A is greater than and not equal to B. Unfortunately, when tested with two equal negative numbers, 1 was outputted. This is not included in the waveform as it was tested with the switches.

$fxn = 101$ and $fxn = 111$ were tested with a variety of inputs, including those that should yield carry and overflow. Both of these functions gave the correct results for each test.

The following pages include screenshots of the testbench, but additional testing was undertaken using the switches on the board.

testbench.v

C:/dd_files/assignment1_2/assignment1_2/srcs/sources_1/new/testbench.v

```

1  *timescale 1ns / 1ps
2
3  module testbench
4
5  //The pseudo inputs and outputs are declared to be tested.
6  reg [5:0] test_x0, test_x1, test_x2, test_x3;
7  reg [5:0] test_y0, test_y1, test_y2, test_y3;
8  reg [3:0] test_fxn0, test_fxn1, test_fxn2, test_fxn3;
9  wire [5:0] test_answer0, test_answer1, test_answer2, test_answer3;
10 wire test_overflow0, test_overflow1, test_overflow2, test_overflow3;
11 wire test_carry0, test_carry1, test_carry2, test_carry3;
12
13 //I have used the module 4 times so that all of the functions can be tested in the same testbench.
14 alu_module t0 (.x(test_x0), .y(test_y0), .fn(test_fxn0), .answer(test_answer0), .carry(test_carry0), .o_flow(test_overflow0));
15 alu_module t1 (.x(test_x1), .y(test_y1), .fn(test_fxn1), .answer(test_answer1), .carry(test_carry1), .o_flow(test_overflow1));
16 alu_module t2 (.x(test_x2), .y(test_y2), .fn(test_fxn2), .answer(test_answer2), .carry(test_carry2), .o_flow(test_overflow2));
17 alu_module t3 (.x(test_x3), .y(test_y3), .fn(test_fxn3), .answer(test_answer3), .carry(test_carry3), .o_flow(test_overflow3));
18
19
20 //Here each column in the waveform displays test vectors of the same function.
21 initial
22 begin
23
24 //test A 0
25 test_fxn0 = 3'b000;
26 test_x0 = 6'h11111;
27 test_y0 = 6'h00000;
28 //test A 1
29 test_fxn1 = 3'b000;
30 test_x1 = 6'h00000;
31 test_y1 = 6'h11111;
32 //test A 2
33 test_fxn2 = 3'b000;
34 test_x2 = 6'h11111;
35 test_y2 = 6'h11111;
36 //test A 3
37 test_fxn3 = 3'b000;
38 test_x3 = 6'h01010;
39 test_y3 = 6'h10101;
40 $100
41
42 //test B 0
43 test_fxn0 = 3'b001;
44 test_x0 = 6'h11111;
45 test_y0 = 6'h00000;
46 //test B 1
47 test_fxn1 = 3'b001;
48 test_x1 = 6'h00000;
49 test_y1 = 6'h11111;
50 //test B 2
51 test_fxn2 = 3'b001;
52 test_x2 = 6'h11111;
53 test_y2 = 6'h11111;
54 //test B 3
55 test_fxn3 = 3'b001;
56 test_x3 = 6'h10101;
57 test_y3 = 6'h10101;
58 $100
59
60 //test C 0
61 test_fxn0 = 3'b010;
62 test_x0 = 6'h11111;
63 test_y0 = 6'h00000;
64 //test C 1
65 test_fxn1 = 3'b010;
66 test_x1 = 6'h00000;
67 test_y1 = 6'h11111;
68 //test C 2
69 test_fxn2 = 3'b010;
70 test_x2 = 6'h11111;
71 test_y2 = 6'h11111;
72 //test C 3
73 test_fxn3 = 3'b010;
74 test_x3 = 6'h10101;
75 test_y3 = 6'h10101;
76 $100

```



```

179
180 //test B 0
181 test_fn0 = 3'b011;
182 test_x0 = 4'b011111;
183 test_y0 = 6'b000000;
184 //test B 1
185 test_fn1 = 3'b011;
186 test_x1 = 4'b000000;
187 test_y1 = 6'b011111;
188 //test B 2
189 test_fn2 = 3'b011;
190 test_x2 = 4'b011111;
191 test_y2 = 6'b011111;
192 //test B 3
193 test_fn3 = 3'b011;
194 test_x3 = 4'b000010;
195 test_y3 = 6'b010010;
196 $100
197
198 //test E 0
199 test_fn0 = 3'b100;
200 test_x0 = 4'b011111;
201 test_y0 = 6'b011111;
202 //test E 1
203 test_fn1 = 3'b100;
204 test_x1 = 4'b000000;
205 test_y1 = 6'b100000;
206 //test E 2
207 test_fn2 = 3'b100;
208 test_x2 = 4'b011110;
209 test_y2 = 6'b011111;
210 //test E 3
211 test_fn3 = 3'b100;
212 test_x3 = 4'b011111;
213 test_y3 = 6'b011110;
214 $100
215
216 //test F 0
217 test_fn0 = 3'b101;
218 test_x0 = 4'b000111;
219 test_y0 = 6'b011000;
220 //test F 1
221 test_fn1 = 3'b101;
222 test_x1 = 4'b000000;
223 test_y1 = 6'b000000;
224 //test F 2
225 test_fn2 = 3'b101;
226 test_x2 = 4'b011000;
227 test_y2 = 6'b000111;
228 //test F 3
229 test_fn3 = 3'b101;
230 test_x3 = 4'b010111;
231 test_y3 = 6'b011110;
232 $100
233
234 //test G 0
235 test_fn0 = 3'b110;
236 test_x0 = 4'b010101;
237 test_y0 = 6'b010101;
238 //test G 1
239 test_fn1 = 3'b110;
240 test_x1 = 4'b000011;
241 test_y1 = 6'b000111;
242 //test G 2
243 test_fn2 = 3'b110;
244 test_x2 = 4'b011110;
245 test_y2 = 6'b110111;
246 //test G 3
247 test_fn3 = 3'b110;
248 test_x3 = 4'b011101;
249 test_y3 = 4'b011100;
250 $100
251
252 //test H 0
253 test_fn0 = 3'b111;
254 test_x0 = 4'b011111;
255 test_y0 = 4'b011111;
256 //test H 1
257 test_fn1 = 3'b111;
258 test_x1 = 4'b000000;
259 test_y1 = 6'b100000;
260 //test H 2
261 test_fn2 = 3'b111;
262 test_x2 = 4'b011110;
263 test_y2 = 4'b110111;
264 //test H 3
265 test_fn3 = 3'b111;
266 test_x3 = 4'b011111;
267 test_y3 = 4'b101010;
268 $100
269
270 $stop;
271 end
272
273 endmodule

```

Appendices

The following reports have previously been submitted:

LabA_mcardleg.pdf

LabB_mcardleg.pdf

LabC_mcardleg.pdf