

# Using Kokkos for Performant Cross-Platform Acceleration of Liquid Rocket Simulations

Dr. Michael Carilli Contractor, ERC Incorporated RQRC AFRL-West

May 8, 2017



100 YEARS OF U.S. AIR FORCE SCIENCE & TECHNOLOGY

# **PART 1: Integrating Kokkos with CASTLES**

What do you do when someone hands you 100,000 lines of Fortran and says "make this run on anything?"


# PART 2: GPU-specific kernel optimizations

How do I make per-grid-point inner loops blazing fast? Highly general/easily transferrable to other applications.



# **CASTLES:** Cartesian Adaptive Solver Technology for Large Eddy Simulations

- A high-order Navier-Stokes solver for turbulent combustion
- Written in Fortran
- MPI parallelism, but no intra-node parallelism



CASTLES simulation of rotating detonation engine (courtesy of Dr. Christopher Lietz)



# Structure of CASTLES **Control API Timestepping** Geometry Time derivatives for physical quantities **Handles spatial discretization Equations System Specifies system of equations Physics-independent quantities Physics Turbulence models Detailed chemical kinetics Chung Viscosity Model (ported to Kokkos)** Peng-Robinson Equation of State (ported to Kokkos)

### What is Kokkos?

C++ Framework. Claims "Performant cross platform parallelism": write once, compile for many architectures.

Parallel patterns (for, reduce, scan) accept user-defined functors (like Thrust or Intel TBB)

Backends for Nvidia GPU, Intel Xeon, Xeon Phi, IBM Power8, others.

"View" data structures provide optimal layout:

cache-order access when compiled for CPU, coalesced access when compiled for GPU.

Thrust offers similar multi-platform backends – but less low level control and does not abstract data layout.

Programming Guide:

https://github.com/kokkos/kokkos/blob/master/doc/Kokkos PG.pdf

At GTC 2017:

S7344 - Kokkos: The C++ Performance Portability Programming Model

S7253 - Kokkos Hierarchical Task-Data Parallelism for C++ HPC Applications



# **Enabling Kokkos in CASTLES**

CASTLES is a Cartesian solver written in Fortran 90.

- Identify performance limiting subroutines
- Port Fortran subroutines to Kokkos C++
- Optimize ported routines
- Minimally invasive integration of Kokkos C++ with CASTLES ("code surgery")



# Identify critical subroutines – CPU profile

Quick and easy single-process profile with nvprof:

```
nvprof --cpu-profiling on
--cpu-profiling-mode top-down ./CASTLES.x
```

I like the top-down view. Easy to see global structure and call chains.

Can also do bottom up profile (default)



# Identify critical subroutines – CPU profile

Quick and easy single-process profile with nvprof:

```
nvprof --cpu-profiling on
--cpu-profiling-mode top-down ./CASTLES.x
```

I like the top-down view. Easy to see global structure and call chains.

Can also do bottom up profile (default)

Looks like those "preos" and "chung" routines are burning a lot of time

```
====== CPU profiling result (top down):
51.29% clone
 51.29% start thread
   51.29% orte progress thread engine
     51.29% opal libevent2021 event base loop
        51.29% poll dispatch
         51.29% poll
48.54% MAIN
| 48.45% interfacetime mp maintimeexplicit
| 48.45% interfacetime mp rhstimessp34
     29.77% interfacegeom mp rhsgeomrescalc
      | 15.46% interfacegeom mp rhsgeom3dresad1lr
      | | 15.35% interfacesysexternal mp rhssysupdiss
      | | 15.35% interfacesysinternal mp rhssysscalarupdiss
             9.85% eosmodule mp eoscalcrhoh0fromtp
             | 9.64% eosmodule mp eosrhohfromtpprop
                 9.64% preosmodule mp preosrhohfromtpprop
             5.18% eosmodule mp eosgammajacobianproperties
               5.10% preosmodule mp preosgammajacobianproperties
       13.90% interfacegeom mp rhsgeom3dviscres2
        | 13.84% interfacesysexternal mp rhssysviscflux
           13.32% preosmodule mp preosviscousfluxproperties
           | 7.85% chungtransmodule mp chungcalctransprop
            | 3.27% preosmodule mp preoscriticalstate
     18.33% interfacegeom mp bcgeomrescalc
      | 14.77% interfacegeom mp bcgeomsubin
     | | 14.77% interfaceeqnfluids mp bcfluidseqnsubin velocity
           14.77% preosmodule mp preoscalctfromhp
       3.56% interfacesysexternal mp stepsys3dcalcgadd
         3.53% eosmodule mp eosthermalproperties
         | 3.50% preosmodule mp preosthermalproperties
```

# Peng-Robinson equation of state and Chung transport model

### **Peng-Robinson Equation of State:**

Computes physical properties (density, enthalpy, etc.) for real gas mixtures at high pressure

### **Chung Transport Model:**

Computes transport properties (viscosity, thermal conductivity, mass diffusivity) for real gas mixtures at high pressure

Many underlying subroutines shared between Chung and P-R.


Properties are computed individually per cell (or interpolated points at cell interfaces), so trivially parallel

Relatively small data transfer, lengthy computation => perfect for GPU offload

Input/output data scales linearly with number of species (NS)

Subroutines contain single loops, double loops, triple loops over NS => runtime scales like a\*NS + b\*NS<sup>2</sup> + c\*NS<sup>3</sup>

Occupies majority of CASTLES runtime for ns >= 4ish



# Architecture of my Kokkos framework

Designed for minimally-invasive operation alongside large Fortran code.

# // Owns and allocates TVProperties object TVProperties\* tvproperties; // Controls Kokkos initialization/finalization void initialize(...); void finalize(...); TVProperties\* gettvproperties();

Everything is controlled from Fortran through a single lightweight global Frame object.

Kernel launches and data comms are referred to TVProperties\* owned by Frame.



# Architecture of my Kokkos framework

Designed for minimally-invasive operation alongside large Fortran code.

```
// Owns and allocates TVProperties object
TVProperties* tvproperties;

// Controls Kokkos initialization/finalization
void initialize(...);
void finalize(...);

TVProperties* gettvproperties();
```

Everything is controlled from Fortran through a single lightweight global Frame object.

Kernel launches and data comms are referred to TVProperties\* owned by Frame.

```
TVProperties
// Owns and allocates TVImpl object
TVImpl* impl;
// Public member functions to communicate data
// to/from Views in TVImpl
void populateInputStripe(...);
void populateOutputStripe(...);
void populateprEOSSharedData(...);
void populatechungSharedData(...);
// Public member functions to launch collections of
// kernels
void prEOSThermalProperties(...);
void prEOSViscousProperties(...);
void eosGammaJacobianProperties(...);
```



# Architecture of my Kokkos framework

Designed for minimally-invasive operation alongside large Fortran code.

# // Owns and allocates TVProperties object TVProperties\* tvproperties; // Controls Kokkos initialization/finalization void initialize(...); void finalize(...); TVProperties\* gettvproperties();

Everything is controlled from Fortran through a single lightweight global Frame object.

Kernel launches and data comms are referred to TVProperties\* owned by Frame.

```
TVProperties
// Owns and allocates TVImpl object
TVImpl* impl;
// Public member functions to communicate data
// to/from Views in TVImpl
void populateInputStripe(...);
void populateOutputStripe(...);
void populateprEOSSharedData(...);
void populatechungSharedData(...);
// Public member functions to launch collections of
// kernels
void prEOSThermalProperties(...);
void prEOSViscousProperties(...);
void eosGammaJacobianProperties(...);
```

```
TVImpl
// Contains members of TVProperties that don't need
// external visibility (pimpl idiom)
// Owns and allocates Kokkos Views
View1DType T;
View1DType P;
View1DType Yi;
...(several dozen of these)
// Owns std::unordered maps to launch kernels
// and communicate data by name
unordered map<string,View1DType>
    select1DViewByName;
unordered map<string,View2DType>
    select2DViewByName;
// Owns Launcher for each kernel
// (lightweight wrapper with string identifier,
// inherits common timing routines from
// LauncherBase)
unordered map<string,LauncherBase*> launchers;
void safeLaunch(...);
```



# For modularity and consistency: one subroutine->one kernel

# Fortran subroutine: Operates on a single grid point at a time


# Kokkos kernel launch: Operates on nActivePoints grid points in parallel

Kokkos Views,
captured by value from members of TVImpl)
(View copy constructor is a lightweight shallow copy)

There are roughly 50 of these that serve as building blocks.



# GPU Speedups for Standalone Peng-Robinson



Good speedups overall.

GPU speedup is better for fewer species (NS)

- Smaller per-thread data set => improved cache hit rates on GPU
- Smaller inner loops => vectorization less efficient on CPU

(a combination of GPU doing better and CPU doing a bit worse)





<sup>\*</sup> Nvidia Kepler K40

# Integrating Kokkos with CASTLES: Interface Functions

C++ Interface functions (callable from Fortran) tell Frame object to initialize/finalize Kokkos, launch collections of kernels, or communicate data.

Interface function to initialize Kokkos and allocate storage

```
extern "C" void frame_initialize_( int device_id,
    int nGridPoints
    int ns
    int nq
    int iTurb )
{
    frame.initialize( device_id, // GPU device to select
        nGridPoints, // Chunk size for Kokkos launches
        ns, // Num chemical species
        nq, // Utility values
        iTurb );
}
```

### Corresponding Fortran call

### Interface function to launch collection of kernels for thermal and viscous properties

### Corresponding Fortran call

```
call
frame_tvproperties_eosthermalandviscousproperties&
    (%VAL(NumThisStripe)))
```



# Integrating Kokkos with CASTLES: Interface Functions

C++ Interface functions (callable from Fortran) tell Frame object to initialize/finalize Kokkos, launch collections of kernels, or communicate data.

Interface function to initialize Kokkos and allocate storage

```
Disallow name mangling by C++ compiler Trailing _ expected by Fortran linker
```

```
extern "C" void frame_initialize_( int device_id,
  int nGridPoints
  int ns
  int nq
  int iTurb )
{
  frame.initialize( device_id, // GPU device to select
      nGridPoints, // Chunk size for Kokkos launches
      ns, // Num chemical species
      nq, // Utility values
      iTurb );
}
```

### Interface function to launch collection of kernels for thermal and viscous properties

### Corresponding Fortran call

### Corresponding Fortran call



# **Communicating Data**

Data communication must translate between 4D Fortran pointers (x,y,z,dataindx) and Kokkos Views. For some computations, a halo of fringe points must be ignored.

### C++ interface function

```
extern "C" void frame castles populateinputstripe (
const char name[8], // Name tag of destination View
double* data, // Source pointer (from Fortran)
int nx, int ny, int nz, // Dims of block (including fringes)
int SptX, int EptX, // Fringe boundaries in x-direction
int SptY, int EptY,
                                         y-direction
int SptZ, int EptZ,
int EptData, // End of data region
int stripeStart, // Start and end of selected x, y, z
int stripeEnd )
                    // stripe; used when looping over block
                    // in chunks (stripes) of fixed size
   frame.gettvproperties()->populateInputStripe( name,
      data, nx, ny, nz, SptX, EptX, SptY, EptY,
      SptZ, EptZ, SptData, EptData, stripeStart, stripeEnd);
```

### Corresponding Fortran call

### Fortran <-> C++ communication works as follows:

- 1. C++ framework receives double\* from Fortran
- 2. Iterates linearly through x,y,z values. Extracts volume of data to Views, skipping fringe points.
- 3. In Views, x,y,z indices are flattened into a single parallel-work index, t.
- 4. After computation, reverse the process, copying data from Views back into double\* storage with data layout expected by Fortran.

C++ framework must know xdim, ydim, zdim, and fringe boundaries to unpack and repack data. No free lunch here. Annoying indexing.



# Data marshalling challenges

### Challenge #1:

Kokkos launches need enough parallel work (enough grid points) to saturate GPU.

### **Solution:**

Ensure availability of this process' entire block of data where Kokkos interface functions are called. Restructuring some Fortran calling functions was required, but minimal impact to code overall.

### Challenge #2:

Block size handled by each process may change between timesteps, due to adaptive mesh refinement. Prefer not to reallocate Kokkos data structures, or worse, exhaust GPU memory.

### **Solution:**

Launch Kokkos computations via a loop over this process' block in chunks of largeish but fixed size "KokkosMaxBlock."

KokkosMaxBlock is a tuning parameter in input file, large enough that one chunk's launch should saturate GPU when 10-20 processes are sharing the GPU via Nvidia Multi-Process Service.

KokkosMaxBlock = 8192 or 12288 usually gives good performance.



# Cluster-level concerns: Multiple GPUs per node

Standalone Kokkos application:

### Within code:

```
Kokkos::initialize( int& argc, char* argv[] );
```

### To run:

Kokkos will detect available GPUs and assign MPI ranks to GPUs round robin.\*\*

My application (embedded within a big Fortran code):

Pass num GPU devices per node in Fortran input file:

```
&KokkosInputs
  KokkosNumDevices = 2
   ...
/
```

Within Fortran, compute device to use as (MPI rank%num devices):

```
call MPI_COMM_RANK( MPI_COMM_WORLD, rank, ierror )
KokkosDeviceID = mod( rank, KokkosNumDevices )
```

...and call the interface function to initialize Kokkos:

```
call frame_initialize( %VAL( KokkosDeviceID ), ...)
```

Finally, within C++ frame.initialize():

```
Kokkos::InitArguments args;
args.device_id = KokkosDeviceID;
Kokkos::initialize( args );
```

No need for arguments to executable.



<sup>\*\*</sup> Minor Caveat: If MPI process is bound to a specific set of cores, Kokkos does not try to select the optimally hardware co-located GPU (this may have changed since last I checked).

# Cluster-level concerns: Nvidia Multi-Process Service (MPS)

### Without MPS:


Each MPI process has its own CUDA context.

Multi-process profile shows one process at a time using a given GPU.



Kernels from different processes do not overlap

# With MPS:






Kernels from different processes overlap For small NS, turning on MPS makes overall application up to **3X faster** 

Better utilization and dramatic speedup for my application, and easy to use (just run nvidia-cuda-mps-control -d on each compute node to start the daemons).

See <a href="http://on-demand.gputechconf.com/gtc/2016/presentation/s6142-jiri-kraus-multi-gpu-programming-mpi.pdf">http://on-demand.gputechconf.com/gtc/2016/presentation/s6142-jiri-kraus-multi-gpu-programming-mpi.pdf</a>



# GPU Speedup of Overall CASTLES+Kokkos



Production-style runs: 40 MPI ranks on 2 nodes.


- CASTLES Fortran uses 20 CPUs/node only.
- CASTLES+Kokkos uses 20 CPUs + 2 GPUs/node.
- Speedup computed as (CASTLES Fortran runtime)/(Castles+Kokkos runtime)

2.5-3.0X consistently observed across range of desirable problem parameters.



### Kokkos on CPU matches Fortran on CPU

Can the Kokkos-enabled codebase compile for CPU as well as GPU, with good performance?



\*\*KMP\_AFFINITY=compact,1,granularity=core

Often, naively porting Fortran to C++ results in a slowdown (e.g. compiler has a harder time optimizing/vectorizing loops). Need to use hardware-specific (Intel) compiler and manually tweak vector pragmas for some in-kernel loops, but in the end Kokkos C++ is as fast as original Fortran.

### To compile for CPU, just change arguments to makefile (see Kokkos documentation).

nvcc ignores Intel pragmas. Kokkos-enabled source code is (almost entirely) same as used for GPU.

Only two kernels needed moderately divergent code for good performance on both CPU and GPU. Kokkos build system provides pragmas to select different code when compiling for different hardware.

```
KOKKOS_LAMBDA( const int& t )
{
    #ifdef KOKKOS_HAVE_CUDA
    ...GPU-optimal code goes here...
    #else
    ...CPU-optimal code goes here...
    #endif
}
```

Kokkos promise of "performant cross-platform parallelism" more or less fulfilled.




# Node level performance + comparison with Xeon Phi

### Kokkos runs on Xeon Phis in native mode.

- MPI+Kokkos processes see Phi cores as additional CPU cores.
- Kokkos computations are not offloaded GPU-style.
- Entire process runs on a set of Phi cores just like on a multicore CPU.

GPUs are offload coprocessors, so can't compare Phi vs. GPU apples-to-apples. But we can get an idea at node level.





# System details

```
2x10 core Intel Xeon E5-2650 v3

Config file for Intel MPI:
-genv I_MPI_PIN_DOMAIN=auto:compact
-n 20 ./CASTLES.kokkos

Although cores are hyperthreaded (40 logical cores available),
adding more processes does not improve performance significantly
```

2x10 core Intel Xeon E5-2650 v3 + 2 Kepler K40 GPUs. KokkosMaxBlock = 12288 Same MPI config as CASTLES Fortran

One Knight's Corner 5110P (60 cores, 240 logical processors).

KokkosMaxBlock = 1024

Config file for Intel MPI:

```
-genv I_MPI_PIN_DOMAIN=4:compact -genv OMP_NUM_THREADS 4
-host mic0 -n 60 -env KMP AFFINITY=compact,granularity=core ./CASTLES.k
```

One Knight's Landing 7230 (64 cores, 256 logical processors), flat memory mode, SNC-4 cluster mode


KokkosMaxBlock = 1024

Config file for Intel MPI:

-genv I\_MPI\_PIN\_DOMAIN=1:compact -genv OMP\_NUM\_THREADS 1

-n 256 -env KMP\_AFFINITY=compact, granularity=core numactl -m 4,5,6,7 ./CASTLES.knl
Numactl-m 4,5,6,7 enforces first-touch allocation in onboard high-bandwidth memory.

I experimented with fewer MPI processes, bigger domains, and more OpenMP threads, and found 256 procs with 1 thread/proc best.





# **PART 1: Integrating Kokkos with CASTLES**

What do you do when someone hands you 100,000 lines of Fortran and says "make this run on anything?"

# **PART 2: GPU-specific kernel optimizations**

How do I make per-grid-point inner loops blazing fast? Highly general/easily transferrable to other applications.



# Bandwidth-Bound Per-Grid-Point Inner Loops

P-R and Chung involve nested inner loops over chemical species NS (can be 50 or more).

Independent calculations for each grid point.

Toy example (shown as serial loop over grid points):

"Embarrassingly parallel," and inner loops are simple... but achieving high performance is an interesting problem!



# Bandwidth-Bound Per-Grid-Point Inner Loops

P-R and Chung involve nested inner loops over chemical species NS (can be 50 or more).

Independent calculations for each grid point.

Toy example (shown as serial loop over grid points):

"Embarrassingly parallel," and inner loops are simple... but achieving high performance is an interesting problem!



# **Testing Parameters**

### Tesla K40 GPU

- 12 GB device memory
- 15 Kepler SMs

### Kepler architecture:

- 192 single-precision cores and 64 double-precision cores per SM
- 100% occupancy = 2048 active threads per SM
- 65,536 registers available per SM
- 64KB L1 cache/shared memory per SM, configurable as either 48 KB L1 + 16 KB shared, 32 KB L1 + 32 KB shared, or 16 KB L1 + 32 KB shared
- 48 KB read-only cache (declare pointers with const \_\_restrict\_\_ to use this\*\*)

Compiled with nvcc version 7.5, opt-in L1 caching, verbose to see register/local mem use, targeting compute capability 3.5 nvcc -Xptxas="-dlcm=ca" -Xptxas="-v" -arch=sm\_35 kernels.cu

Runtime call to cudaDeviceSetCacheConfig (cudaFuncCachePreferL1) to set the 48 KB L1 + 16 KB shared option in case the compiler chooses to load via L1

For timing purposes, I use N=2048\*120, NS=64, 960 blocks, 256 threads/block. On a K40 with 15 SMs, this is 8 full waves.

Kernel wall times averaged over 100 trials.



<sup>\*\*</sup> In subsequent examples, I do not write "const." Although the Kepler Tuning Guide is pretty adamant that writing "const" is necessary to trigger loads via the 48 KB read-only cache, I found that for toy kernels presented here, the compiler uses read-only cache even if "const" is omitted.



Grid point index "t" is fast index for coalescing



Grid point index "t" is fast index for coalescing

y-dependent loads should hit in cache (or be promoted to registers) during loop over x. I find that manually hoisting y-loads to a register does not affect performance.



Grid point index "t" is fast index for coalescing

y-dependent loads should hit in cache (or be promoted to registers) during loop over x. I find that manually hoisting y-loads to a register does not affect performance.

Each x-load is used only once per outer y-loop iteration.

Probably won't hit in cache on the next outer y-loop iteration.



Grid point index "t" is fast index for coalescing



y-dependent loads should hit in cache (or be promoted to registers) during loop over x. I find that manually hoisting y-loads to a register does not affect performance.

Each x-load is used only once per outer y-loop iteration. Probably won't hit in cache on the next outer y-loop iteration.

Kernel "naïve" is strongly bandwidth-bound, and accesses are already coalesced. What should we do?



# Standard CPU-informed strategy: tile the loop?

Recall why loop tiling helps on CPU:

```
for( int yy = 0; yy < NS; yy += TILE_FACTOR )
    for( int x = 0; x < NS; x++ )
        for( int y = yy; y < yy + TILE_FACTOR; y++ )
        output[N*(NS*y+x)+t] = ax[x*N+t]*ay[y*N+t] + bx[x*N+t]*by[y*N+t];</pre>
```

# Standard CPU-informed strategy: tile the loop?

### Recall why loop tiling helps on CPU:


```
for( int yy = 0; yy < NS; yy += TILE_FACTOR )
  for( int x = 0; x < NS; x++ )
     for( int y = yy; y < yy + TILE_FACTOR; y++ )
      output[N*(NS*y+x)+t] = ax[x*N+t]*ay[y*N+t] + bx[x*N+t]*by[y*N+t];</pre>
```

X-dependent loads should hit in cache for the inner y-loop, and be reused TILE\_FACTOR times



# Standard CPU-informed strategy: tile the loop?

Recall why loop tiling helps on CPU:



(in fact, for a typical CPU cache and modest values of NS like 64, the entire working set should easily fit in cache, and it's not necessary to tile the loop at all.)


Pretty standard stuff...but do we expect this to work on a Kepler GPU?



## Loop tiling on GPU



#### Loop tiling on GPU



Tiling is worse than naïve. Cache per grid point (thread) is just too small.

Read-only cache and L1 cache are only 48 KB each. Whichever compiler chooses to use:

100% occupancy = 2048 threads 48 KB/2048 threads = only 3 doubles' worth of cache per thread.



#### Loop tiling on GPU

```
global__ void tiled(...same args as naïve...)

int t = threadIdx.x + blockIdx.x*blockDim.x;


for( int yy = 0; yy < NS; yy += TILE_FACTOR )

for( int x = 0; x < NS; x++ )

for( int y = yy; y < yy + TILE_FACTOR; y++ )

output[N*(NS*y+x)+t] = ax[x*N+t]*ay[y*N+t]

+ bx[x*N+t]*by[y*N+t];
}</pre>
```



Tiling is worse than naïve. Cache per grid point (thread) is just too small.

Read-only cache and L1 cache are only 48 KB each. Whichever compiler chooses to use:

100% occupancy = 2048 threads 48 KB/2048 threads = only 3 doubles' worth of cache per thread.

nvprof confirms poor hit rates (results for TILE\_FACTOR 2 shown):\*\*

```
nvprof --kernels ::tiled:1 -metrics \
nc_cache_global_hit_rate,tex_cache_hit_rate ./a.out
... Min Max
... Non-Coherent Global Hit Rate 0.85% 0.85%
... Texture Cache Hit Rate 0.65% 0.65%
```



<sup>\*\*</sup> As mentioned previously, the compiler appears to use read-only/texture cache for loads.

## Tile with reduced occupancy

100% occupancy is not a strict requirement for peak performance. Lower occupancy = <u>more cache per grid point</u>.\*\*

Manually suppress occupancy by giving each block "dummy" shared memory.

For example: 16 KB shared memory is available on each SM. If we assign each block 4096 B smem, only 4 blocks can fit on each SM. 4\*256 = 1024 threads. 1024/2048 = 50% occupancy.




# Tile with reduced occupancy

100% occupancy is not a strict requirement for peak performance. Lower occupancy = <u>more cache per grid point</u>.

Manually suppress occupancy by giving each block "dummy" shared memory.

For example: 16 KB shared memory is available on each SM. If we assign each block 4096 B smem, only 4 blocks can fit on each SM. 4\*256 = 1024 threads. 1024/2048 = 50% occupancy.



Mostly worse than naïve.




# Tile with reduced occupancy

100% occupancy is not a strict requirement for peak performance. Lower occupancy = **more cache per grid point**.

Manually suppress occupancy by giving each block "dummy" shared memory.

For example: 16 KB shared memory is available on each SM. If we assign each block 4096 B smem, only 4 blocks can fit on each SM. 4\*256 = 1024 threads. 1024/2048 = 50% occupancy.



#### Mostly worse than naïve. Sweet spot at TILE FACTOR 4, 12.5% occupancy can be explained by cache hits:



On Kepler, 48 KB read-only cache and 64 KB L1+shared cache are independent. Use both!

Tile using thread-local arrays:

(placed in a local memory stack frame. Allocated in device global memory, but cached in L1)\*\*

```
global void tiled local arrays(...)
  double ay local[TILE FACTOR]; // Thread-local arrays
  double by local[TILE FACTOR]; // (placed in local memory)
  int t = threadIdx.x + blockIdx.x*blockDim.x;
  for( int yy = 0; yy < NS; yy += TILE FACTOR )</pre>
      for( int y = yy; y < yy + TILE FACTOR; y++ )</pre>
          ay local[y-yy] = ay[y*N+t];
          by local[y-yy] = by[y*N+t];
      for ( int x = 0; x < NS; x++ )
          for( int y = yy; y < yy + TILE FACTOR; y++ )</pre>
              output[N*(NS*y+x)+t] = ax[x*N+t]*ay local[y-yy]
                                    + bx[x*N+t]*by local[y-yy];
```



<sup>\*\*</sup> On Kepler, local loads are cached in L1. On Maxwell, L1/tex is a single unified cache, and local loads are cached in L2 only. Therefore, I expect tiling with local memory to be helpful on Kepler only. Maxwell has separate hardware for shared memory, so you could try using thread-local smem arrays instead. See <a href="https://devblogs.nvidia.com/parallelforall/fast-dynamic-indexing-private-arrays-cuda/">https://devblogs.nvidia.com/parallelforall/fast-dynamic-indexing-private-arrays-cuda/</a> for an in-depth discussion of where the compiler places thread-local arrays. See <a href="https://docs.nvidia.com/cuda/kepler-tuning-guide/#11-cache">https://docs.nvidia.com/cuda/kepler-tuning-guide/#11-cache</a> for microarchitecture details.

On Kepler, 48 KB read-only cache and 64 KB L1+shared cache are independent. Use both!

Tile using thread-local arrays:

(placed in a local memory stack frame. Allocated in device global memory, but cached in L1)

```
global void tiled local arrays(...)
  double ay local[TILE FACTOR]; // Thread-local arrays
  double by local[TILE FACTOR]; // (placed in local memory)
  int t = threadIdx.x + blockIdx.x*blockDim.x;
  for( int yy = 0; yy < NS; yy += TILE FACTOR )</pre>
      for( int y = yy; y < yy + TILE FACTOR; y++ )</pre>
          ay local[y-yy] = ay[y*N+t]; Thread-local arrays for
          by_local[y-yy] = by[y*N+t]; Y-dependent loads (cached in L1)
      for ( int x = 0; x < NS; x++ )
          for( int y = yy; y < yy + TILE FACTOR; y++ )</pre>
               output [N*(NS*y+x)+t] = ax[x*N+t]*ay local[y-yy]
                                     + bx[x*N+t]*by local[y-yy];
```



On Kepler, 48 KB read-only cache and 64 KB L1+shared cache are independent. Use both!

Tile using thread-local arrays:

(placed in a local memory stack frame. Allocated in device global memory, but cached in L1)

```
global void tiled local arrays(...)
  double ay local[TILE FACTOR]; // Thread-local arrays
  double by local[TILE FACTOR]; // (placed in local memory)
  int t = threadIdx.x + blockIdx.x*blockDim.x;
  for( int yy = 0; yy < NS; yy += TILE FACTOR )</pre>
      for( int y = yy; y < yy + TILE FACTOR; y++ )</pre>
          ay local[y-yy] = ay[y*N+t]; Thread-local arrays for
          by_local[y-yy] = by[y*N+t]; Y-dependent loads (cached in L1)
      for ( int x = 0; x < NS; x++ )
           for ( int y = yy; y < yy + TILE FACTOR; y++
               output[N*(NS*y+x)+t] = ax[x*N+t]*ay local[y-yy]
                                        bx[x*N+t]*by local[y-yy];
                            X-dependent loads cached in read-only
```



On Kepler, 48 KB read-only cache and 64 KB L1+shared cache are independent. Use both!


Tile using thread-local arrays:


(placed in a local memory stack frame. Allocated in device global memory, but cached in L1)

```
global void tiled local arrays(...)
  double ay local[TILE FACTOR]; // Thread-local arrays
  double by local[TILE FACTOR]; // (placed in local memory)
  int t = threadIdx.x + blockIdx.x*blockDim.x;
  for( int yy = 0; yy < NS; yy += TILE FACTOR )</pre>
      for( int y = yy; y < yy + TILE FACTOR; y++ )</pre>
          ay local[y-yy] = ay[y*N+t]; Thread-local arrays for
          by local[y-yy] = by[y*N+t]; Y-dependent loads (cached in L1)
      for ( int x = 0; x < NS; x++ )
           for ( int y = yy; y < yy + TILE FACTOR; y++
               output[N*(NS*y+x)+t] = ax[x*N+t]*ay local[y-yy]
                                        bx[x*N+t]*by local[y-yy];
                            X-dependent loads cached in read-only
```

Fast for TILE\_FACTOR = 2! L1 cache fields all y-dependent loads (100% hit rate)

Slower for TILE\_FACTOR = 4 and 8. Hit rate decreases.





Kepler SM has 65,536 4B registers = 262 KB of near-core memory available as registers.

>2.5X more than read-only and L1 caches combined.

```
global void unroll and jam by2 registers (...)
  // Encourage these to be placed in registers
  double ay local0, by local0, ay local1, by local1;
  int t = threadIdx.x + blockIdx.x*blockDim.x;
  #pragma unroll 1
  for ( int yy = 0; yy < NS; yy += 2 )
     ay local0 = ay[(yy+0)*N+t];
     by local0 = by[(yy+0)*N+t];
      ay local1 = ay[(yy+1)*N+t];
     by local1 = by[(yy+1)*N+t];
      for ( int x = 0; x < NS; x++ )
          output[N*(NS*(yy+0)+x)+t] = ax[x*N+t]*ay local0
                                    + bx[x*N+t]*by local0;
          output[N*(NS*(yy+1)+x)+t] = ax[x*N+t]*ay local1
                                    + bx[x*N+t]*by local1;
```



Kepler SM has 65,536 4B registers = 262 KB of near-core memory available as registers.

>2.5X more than read-only and L1 caches combined.

```
global void unroll and jam by2 registers (...)
  // Encourage these to be placed in registers
  double ay local0, by local0, ay local1, by local1;
  int t = threadIdx.x + blockIdx.x*blockDim.x;
  #pragma unroll 1
  for ( int yy = 0; yy < NS; yy += 2 )
      ay local0 = ay[(yy+0)*N+t];
      by local0 = by[(yy+0)*N+t]; Y-dependent loads reused
      ay local1 = ay[(yy+1)*N+t]; x times in x-loop
      by local1 = by[(yy+1)*N+t];
      #pragma unroll 1
      for ( int x = 0; x < NS; x++ )
          output [N*(NS*(yy+0)+x)+t] = ax[x*N+t]*ay local0
                                     + bx[x*N+t]*by local0;
          output[N*(NS*(yy+1)+x)+t] = ax[x*N+t]*ay local1
                                     + bx[x*N+t]*by local1
```

Kepler SM has 65,536 4B registers = 262 KB of near-core memory available as registers.

>2.5X more than read-only and L1 caches combined.


```
global void unroll and jam by2 registers (...)
  // Encourage these to be placed in registers
  double ay local0, by local0, ay local1, by local1;
  int t = threadIdx.x + blockIdx.x*blockDim.x;
  #pragma unroll 1
  for ( int yy = 0; yy < NS; yy += 2 )
      ay local0 = ay[(yy+0)*N+t];
      by local0 = by [(yy+0)*N+t]; Y-dependent loads reused
      ay local1 = ay[(yy+1)*N+t]; x times in x-loop
      by local1 = by[(yy+1)*N+t];
      #pragma unroll 1
      for ( int x = 0; x < NS; x++ )
          output [N*(NS*(yy+0)+x)+t] = ax[x*N+t]*ay local0
                                        bx[x*N+t]*by local0;
          output[N*(NS*(yy+1)+x)+t] = ax[x*N+t]*ay local1
                                        bx[x*N+t]*by local1
                                X-dependent loads used twice
```



Kepler SM has 65,536 4B registers = 262 KB of near-core memory available as registers.

>2.5X more than read-only and L1 caches combined.

```
global void unroll and jam by2 registers (...)
  // Encourage these to be placed in registers
  double ay local0, by local0, ay local1, by local1;
  int t = threadIdx.x + blockIdx.x*blockDim.x;
  #pragma unroll 1
  for ( int yy = 0; yy < NS; yy += 2 )
      ay local0 = ay[(yy+0)*N+t];
      by local0 = by[(yy+0)*N+t]; Y-dependent loads reused
      ay local1 = ay[(yy+1)*N+t]; x times in x-loop
      by local1 = by[(yy+1)*N+t];
      #pragma unroll 1
      for ( int x = 0; x < NS; x++ )
          output[N*(NS*(yy+0)+x)+t] = ax[x*N+t]*ay local0
                                       bx[x*N+t] *by local0;
          output[N*(NS*(yy+1)+x)+t] = ax[x*N+t]*ay local1
                                        bx[x*N+t] *by local1;
                                X-dependent loads used twice
```



In practice I like this approach. Helpful on Kepler, Maxwell, and Pascal.

At 50% occupancy you can use up to 64 registers (32 DP values) for tiling. Unrolling by 2 or 4 is not too annoying for a few performance-limiting kernels.

...but don't do it for all your kernels.

<sup>&</sup>quot;Premature optimization is the root of all evil"



#### Cooperative pattern

Each grid point handled by a single thread a warp.

```
__global__ void warp_team(...)
{
    int warpid = ( threadIdx.x + blockIdx.x*blockDim.x )/32;
    int laneid = threadIdx.x%32;
    int t = warpid;
    #pragma unroll 1
    for( int y = laneid; y < NS; y += 32 )
    {
        double ayy = ay[NS*t+y];
        double byy = by[NS*t+y];
        #pragma unroll 1
        for( int x = 0; x < NS; x++ )
            output[NS*NS*t+NS*x+y] = ax[NS*t+x]*ayy + bx[NS*t+x]*byy;
    }
}</pre>
```



#### Cooperative pattern

Each grid point handled by a single thread a warp.

```
__global__ void warp_team(...)
{
    int warpid = ( threadIdx.x + blockIdx.x*blockDim.x )/32;
    int laneid = threadIdx.x%32;
    int t = warpid;
    #pragma unroll 1
    for( int y = laneid; y < NS; y += 32 )
    {
        double [ayy = ay[NS*t+y];
        double [byy = by[NS*t+y];
        #pragma unroll 1
        for( int x = 0; x < NS; x++ )
            output[NS*NS*t+NS*x+y] = ax[NS*t+x]*ayy + bx[NS*t+x]*byy;
    }
}</pre>
```



#### Cooperative pattern

Each grid point handled by a single thread a warp.

X-loads are uncoalesced...BUT next x-iteration accesses next contiguous location in memory... AND **effective cache per grid point is now 32X higher**...perhaps next x-load will hit?




#### Cooperative pattern best so far!

Each grid point handled by a single thread a warp.

X-loads are uncoalesced...BUT next x-iteration accesses next contiguous location in memory... AND effective cache per grid point is now 32X higher...perhaps next x-load will hit?

Nvprof confirms: high hit rates => fast kernel!!

```
nc_cache_global_hit_rate = 95.39%, tex_cache_hit_rate = 95.39%
```





#### Downside to cooperative: need different memory layout.

#### Kernel with each thread handling a grid point

Grid point index t is fast index for output, ax, ay, bx, by.

Consecutive threads handle consecutive grid points => coalesced access.

Corresponds to Kokkos::LavoutLeft

#### Cooperative kernel

```
global void warp team(...)
  int warpid = (threadIdx.x + blockIdx.x*blockDim.x)/32;
  int laneid = threadIdx.x%32;
  int t = warpid;
  #pragma unroll 1
  for (int y = laneid; y < NS; y += 32)
      double ayy = ay[NS*t+y];
      double byy = by [NS*t+y];
      \# pragma unroll \overline{1}
      for ( int x = 0; x < NS; x++ )
          output [NS*NS*t+NS*x+y]
               ax[NS*t+x]*ayy +
              bx[NS*t+x]*bvv;
```


Each warp handles one grid point.

Fast index must be species index x or y (they are symmetric)

for spatially local accesses by warps. For output, y is chosen to be fastest, so that writes are coalesced.

Corresponds to Kokkos::LayoutRight







#### Kokkos versions

#### Unroll and jam by 2 kernel

#### Naïve kernel

On GPU, Views are Kokkos::LayoutLeft (t is fastest index)

```
parallel for ( N,
    KOKKOS LAMBDA( const int& t )
        double ay local0, ay local1;
        double by local0, by local1;
        for ( int yy = 0; yy < NY; yy += 2 )
            ay local0 = ay(t,yy+0); ay local1 = ay(t,yy+1);
            by local0 = by(t,yy+0); by local1 = by(t,yy+1);
            #pragma unroll 1
            for ( int x = 0; x < NX; x++ )
                output(t, yy+0, x) = ax(t, x)*ay local0
                                  + bx(t,x)*by local0;
                output (t, yy+1, x) = ax(t, x)*ay local1
                                  + bx(t,x)*by local1;
    } );
```

Order of x, y doesn't matter much on GPU. Writes are coalesced either way. Noticeable (but minor) effect on performance: y before x makes naïve kernel slightly slower and unroll+jam slightly faster. I'm not sure why...TLB issues? I choose innermost loop index x as rightmost for later portability to CPU. On CPU, Views become LayoutRight, rightmost index becomes fastest, and innermost loop can then vectorize with stride-1 writes

#### Kokkos versions

#### Warp team kernel\*\*

```
becomes blockDim.y --- int team size = 8;
  becomes blockDim.x — int vectorlen = 32;
                         parallel for ( TeamPolicy <> ( N/team size, team size, vectorlen ),
                             KOKKOS LAMBDA ( const TeamPolicy<>::member type& team member
Ranges from 0 to team size-1.
                               int team rank = team member.team rank();
For vectorlen = 32,
                                 Global block index
team rank = warp id within block.
                                _int t = league rank*team member.team size() + team rank;
                                 parallel for ( ThreadVectorRange ( team member, NY ),
                                                                                                 Hierarchical parallelism
                                     [&] ( const int& y )
    For vectorlen = 32.
    t = global warp id.
                                         double avy = ay(t, y);
                                         double byy = by(t,y);
                                         #pragma unroll 1
                                         for ( int x = 0; x < NX; x++ )
                                             output (t, x, y) = ax(t, x) *ayy + bx(t, x) *byy;
                                      } );
                             } );
                                                            Views should now be
                            Consecutive vector indices v map
```


Consecutive vector indices y ma to consecutive threads in the warp, so y must be rightmost here for coalesced writes Kokkos::LayoutRight, even on GPU (rightmost index fastest)

AFRL HERITAGE | 1917-2017

Kokkos is slower. Could be reduced occupancy due to register pressure.

Kokkos version uses 38 registers/thread. 38\*256 = 9728 registers/block, 65,536/9728 = 6.74 => only 6 blocks of 256 threads can be live on each Kepler SM.

Theoretical occupancy = 6\*256/2048 = 75%. achieved occupancy = 0.735



Register pressure?

**>** I don't know why Kokkos is faster!

I know Kokkos version uses L1 instead of readonly cache though.



# Questions?



michael.carilli.ctr@us.af.mil mcarilli@gmail.com

https://www.linkedin.com/in/mfcarilli/
https://github.com/mcarilli

(I'll post runnable example code if/when it gets cleared for public release)

