

# Report Generated by Test Manager

**Title:** Test  
**Author:** MCBTI  
**Date:** 30-Sep-2025 09:04:30

## Test Environment

Platform: GLNXA64  
MATLAB: (R2025a)

Summary

Name	Outcome	Duration (Seconds)
<a href="#">Results: 2025-Sep-30 08:55:50</a>	3	9.218
<a href="#">MOT_CTRL_PWM_FUN</a>	3	8.914
<a href="#">MOT_CTRL_PWM_FUN_001</a>		1.602
<a href="#">MOT_CTRL_PWM_FUN_002</a>		6.609
<a href="#">MOT_CTRL_PWM_FUN_003</a>		0.481

## Results: 2025-Sep-30 08:55:50

Result Type: Result Set  
Parent: None  
Start Time: 30-Sep-2025 08:55:51  
End Time: 30-Sep-2025 08:56:00  
Outcome: Total: 3, Passed: 3

[Back to Report Summary](#)

## MOT\_CTRL\_PWM\_FUN

### Test Result Information

Result Type: Test Suite Result  
Parent: [Results: 2025-Sep-30 08:55:50](#)  
Start Time: 30-Sep-2025 08:55:51  
End Time: 30-Sep-2025 08:56:00  
Outcome: Total: 3, Passed: 3

### Test Suite Information

Name: MOT\_CTRL\_PWM\_FUN

[Back to Report Summary](#)

## MOT\_CTRL\_PWM\_FUN\_001

### Test Result Information

Result Type: Test Case Result  
Parent: [MOT\\_CTRL\\_PWM\\_FUN](#)  
Start Time: 30-Sep-2025 08:55:51  
End Time: 30-Sep-2025 08:55:52  
Outcome: Passed  
Description:

Teste do gerador de sinal PWM, de acordo com os requisitos  
MOT\_CTRL\_PWM\_FUN\_001 . Este teste valida a precisão do sinal PWM.

## Test Case Information

Name: MOT\_CTRL\_PWM\_FUN\_001


Type: Baseline Test


## Test Case Requirements


Description: MOT\_CTRL\_PWM\_FUN\_001 Geração PWM

Document: MOT\_CTRL\_PWM.slreqx

## Verify Result


Name		Link to Plot
 Check Static Gap		<a href="#">Link</a>

Name	
 Check Static Gap	



[Back to Report Summary](#)[Back to Signal Summary](#)

## Logical and Temporal Assessments

Name	Assessment
 DataTypeVerification	<p>At any point in time, whenever true is true then, with a delay of at most 0.0001 seconds, (result_simulation == true) must be true</p> <p><b>REQUIREMENTS</b></p> <p><b>Description:</b> MOT_CTRL_PWM_FUN_001 Geração PWM</p> <p><b>Document:</b> <a href="#">MOT_CTRL_PWM.slreqx</a></p>

Simulation


System Under Test Information

Model: PwmGenerator  
Harness: MOT\_CTRL\_PWM\_FUN\_001  
Harness Owner: PwmGenerator  
Release: Current  
Simulation Mode: normal  
Override SIL or PIL Mode: 0  
Configuration Set: Configuration1  
Start Time: 0  
Stop Time: 10  
Checksum: 1378972331 3600151409 2748184173 2179167049  
Simulink Version: 25.1  
Model Version: 1.10  
Model Author: tecnicomcbti  
Date: Tue Sep 30 08:07:28 2025  
User ID: tecnicomcbti  
Model Path: /home/tecnicomcbti/cursomBD/  
model\_based\_design\_with\_real\_time\_hardware\_t  
esting/Tests/PwmGeneration/  
MOT\_CTRL\_PWM\_FUN\_001.slx  
  
Solver Name: FixedStepDiscrete  
Solver Type: Fixed-Step  
Fixed Step Size: 0.0001  
Simulation Start Time: 2025-09-30 08:55:51  
Simulation Stop Time: 2025-09-30 08:55:52  
Platform: GLNXA64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
result	boolean		0.0001	zoh	union	<a href="#">Link</a>

Name	Data Type	Units	Sample Time	Interp	Sync
result	boolean		0.0001	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Simulation Logs:  
Sample time of '[MOT\\_CTRL\\_PWM\\_FUN\\_001/Repeating Sequence Stair/Out](#)'  
'[Output Port 1](#)' and the sample time specified for this signal by

['MOT\\_CTRL\\_PWM\\_FUN\\_001/Input Conversion Subsystem/SigSpec 1'](#) must match.

[Back to Report Summary](#)

Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

[Back to Report Summary](#)

## MOT\_CTRL\_PWM\_FUN\_002

### Test Result Information

Result Type:	Test Case Result
Parent:	<a href="#">MOT_CTRL_PWM_FUN</a>
Start Time:	30-Sep-2025 08:55:53
End Time:	30-Sep-2025 08:55:59
Outcome:	Passed
Description:	

Teste do gerador de sinal PWM de acordo com os requisitos MOT\_CTRL\_PWM\_FUN\_002. Este teste valida a frequência do sinal de PWM, com tolerância de 2%. Escolheu-se um valor de ciclo de trabalho fixo em 50%, que é suficiente para validar a análise no espectro da frequência, pois a onda é de período fixo em 1 [ms]. Adicionou-se um delay de 1 segundo para que o processador de sinal responda.

### Test Case Information

Name:	MOT_CTRL_PWM_FUN_002
-------	----------------------




Type: Baseline Test

### Test Case Requirements

Description: MOT\_CTRL\_PWM\_FUN\_002 Frequência do sinal PWM

Document: MOT\_CTRL\_PWM.slreqx

### Logical and Temporal Assessments

Name	Assessment
 FrequencyAnalysiss	<p>At any point in time, whenever (flag == true) is true then, with no delay, (result_simulation == true) must be true</p> <p><b>REQUIREMENTS</b></p> <p><b>Description:</b> MOT_CTRL_PWM_FUN_002 Frequência do sinal PWM</p> <p><b>Document:</b> <a href="#">MOT_CTRL_PWM.slreqx</a></p>

### Simulation

#### System Under Test Information

Model: PwmGenerator  
Harness: MOT\_CTRL\_PWM\_FUN\_002  
Harness Owner: PwmGenerator  
Release: Current  
Simulation Mode: normal  
Override SIL or PIL Mode: 0  
Configuration Set: Configuration1  
Start Time: 0  
Stop Time: 10  
Checksum: 1712715897 2432939688 1546082188 3598526386  
Simulink Version: 25.1  
Model Version: 1.5  
Model Author: tecnicomcbti  
Date: Tue Sep 30 08:12:56 2025  
User ID: tecnicomcbti  
Model Path: /home/tecnicomcbti/curssoMBD/  
model\_based\_design\_with\_real\_time\_hardware\_t  
esting/Tests/PwmGeneration/  
MOT\_CTRL\_PWM\_FUN\_002.slx

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

FixedStepDiscrete  
Fixed-Step  
0.0001  
2025-09-30 08:55:53  
2025-09-30 08:55:59  
GLNXA64

Simulation Output


Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
result	boolean		0.0001	zoh	union	<a href="#">Link</a>
Cast To Boolean:1	boolean		0.0001	zoh	union	<a href="#">Link</a>
freq	double		0.0001	zoh	union	<a href="#">Link</a>

Name	Data Type	Units	Sample Time	Interp	Sync
result	boolean		0.0001	zoh	union
Cast To Boolean:1	boolean		0.0001	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Name	Data Type	Units	Sample Time	Interp	Sync
freq	double		0.0001	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

[Back to Report Summary](#)

# MOT\_CTRL\_PWM\_FUN\_003

## Test Result Information

Result Type: Test Case Result  
Parent: [MOT\\_CTRL\\_PWM\\_FUN](#)  
Start Time: 30-Sep-2025 08:55:59  
End Time: 30-Sep-2025 08:56:00  
Outcome: Passed  
Description:

Teste para verificar se o nível de tensão para a saída PWM está de acordo com o intervalo do nível de tensão TTL.

## Test Case Information

Name: MOT\_CTRL\_PWM\_FUN\_003  
Type: Baseline Test

## Test Case Requirements

Description: MOT\_CTRL\_PWM\_FUN\_003 Sinal compatível com nível TTL  
Document: MOT\_CTRL\_PWM.slreqx

## Logical and Temporal Assessments

Name	Assessment
<div><div>✔</div><div>CheckTTLVoltage</div><div>Level</div></div>	<div>At any point of time, (result_simulation == true) must be true</div> <div>REQUIREMENTS</div> <div>Description: MOT_CTRL_PWM_FUN_003 Sinal compatível com nível TTL</div> <div>Document: <a href="#">MOT_CTRL_PWM.slreqx</a></div>

## Simulation

### System Under Test Information

Model: PwmGenerator  
Harness: MOT\_CTRL\_PWM\_FUN\_003

Harness Owner:

Release:

Simulation Mode:

Override SIL or PIL Mode:

Configuration Set:

Start Time:

Stop Time:

Checksum:

Simulink Version:

Model Version:

Model Author:

Date:

User ID:

Model Path:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:

Platform:

PwmGenerator

Current

normal

0

Configuration1

0

10

2179236991 4004264220 2984926077 480457920

25.1

1.3

tecnicomcbti

Tue Sep 30 08:16:59 2025

tecnicomcbti

/home/tecnicomcbti/cursomBD/  
model\_based\_design\_with\_real\_time\_hardware\_t  
esting/Tests/PwmGeneration/  
MOT\_CTRL\_PWM\_FUN\_003.slx

FixedStepDiscrete

Fixed-Step

0.0001

2025-09-30 08:55:59


2025-09-30 08:56:00

GLNXA64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
OR2:1	boolean		0.0001	zoh	union	<a href="#">Link</a>

Name	Data Type	Units	Sample Time	Interp	Sync
OR2:1	boolean		0.0001	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

#### Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

[Back to Report Summary](#)