

Cpr E 281 HW04
ELECTRICAL AND COMPUTER
ENGINEERING
IOWA STATE UNIVERSITY

Minimization and Karnaugh Maps
Assigned Date: Week 06
Due Date: Sunday, Feb. 26, 2023

P1. (4x4=16 points) You stumble across an old manuscript containing the following page, but some ink stains are obscuring part of the content. Deduce the function $F(A,B,C)$ and write: a) the complete K-map; b) the complete truth table; c) the minimized POS expression; and d) the minimized SOP circuit diagram. Explain your reasoning.

Below

The manuscript page contains the following:

(1) Truth Table

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

(2) Minimized POS Expression

$$F(A,B,C) = (A + \bar{B} + C) \cdot \text{[scribbled out]}$$

(3) Minimized SOP Expression

[The SOP expression is scribbled out]

Circuit diagram showing inputs A, B, and C connected to a 3-input AND gate. The output of the AND gate is labeled ABC .

Representations of function $F(A,B,C)$

P2. (14 points) Design a circuit that accepts a 4-bit number $X = x_3x_2x_1x_0$ as input and generates a 1-bit output P that is equal to 1 if the input number is a prime. (0 and 1 are not prime; 2, 3, 5, etc., are prime.)

- a) (7 points) Write down the truth table for the output P .
b) (7 points) Derive the simplest SOP expressions for the output P .

P3. (20 points) Design a circuit that accepts a 3-bit number $X = x_2x_1x_0$ as input and generates a 6-bit number $Y = y_5y_4y_3y_2y_1y_0$ as output, which is equal to the square of the input number (i.e., $Y = X^2$).

- a) (10 points) Write down the truth table for the six output lines $y_5y_4y_3y_2y_1y_0$ that jointly represent the number Y in binary.
b) (10 points) Derive the simplest SOP expressions for each bit of the output. That is, derive six expressions: one for y_5 , another for y_4 , and so on.

P4 (8 points): For the grid below, shade the boxes for each number in the column that can be represented with only 4-bits under the format for that particular row.

	-8	-7	-6	-5	-4	-3	-2	-1	0	1	2	3	4	5	6	7	8
Unsigned																	
Sign & Magnitude																	
1's Complement																	
2's Complement																	

P5 (12 points): Perform the following operations on the numbers and **indicate if overflow occurs** for each operation. All numbers are 6 bits wide (stored in 2's complement). Show your work and all carry bits.

$$\begin{array}{r}
 + 011111 \\
 010100 \\
 \hline
 110011
 \end{array}
 \quad
 \begin{array}{r}
 + 100001 \\
 001111 \\
 \hline
 110000
 \end{array}
 \quad
 \begin{array}{r}
 + 100001 \\
 100111 \\
 \hline
 100100
 \end{array}$$

- = overflow

$$\begin{array}{r}
 111000 \\
 - 100000 \\
 \hline
 011000
 \end{array}
 \quad
 \begin{array}{r}
 11101 \\
 - 100001 \\
 \hline
 011100
 \end{array}
 \quad
 \begin{array}{r}
 01110 \\
 - 100010 \\
 \hline
 000100
 \end{array}$$


P6 (16 points): Let A be a three-bit unsigned number. Use a seven-bit adder (and NOT gates, as necessary) to design a circuit that calculates the following operations. Note that the output may be assumed as unsigned, unless it is possible for the operation to produce a negative answer, in which case, the output must be correct in 2's complement:

- a) $W = 3A + 1$
- b) $X = 2A - 17$
- c) $Y = 40A + 6$
- d) $Z = 32 - 4A$

Below ↓


P7 (14 points): In the circuits below, find the algebraic expression for $B(X)$ (B in terms of X) and $X(A)$ (the expression for X in terms of A). Overflow is ignored, but all results that would produce overflow should not be accepted as an allowed value.

I: Here, A is a 5-bit unsigned integer, X is a 7-bit unsigned integer, and B is a 7-bit number in 2's complement.




$$X = A + 25$$

When $X=0$,
 $B = 1111101$




$$B = X - 3$$

II: A and X are both 7-bit 2's complement integers, but B is an 8-bit 2's complement integer.




$$X = A - 7$$



$$B = X - 8$$

III: A is a 3-bit unsigned integer, X is an unsigned 7-bit integer, and B is an 8-bit unsigned number. Hint: identify the role of B_7 in the circuit.

B_7 ?



Find B_7
unsigned.

$$X = 13A + 1$$

$$B = 120 + X$$

if $X = 7$

$X = 7$
01111111
-128 or 127?
if 127
then $X = 7$
& $B = 120 + X$

$B_7 =$

$X = 0$, $b = 01111000$
 $X = 8$? 10000000

if unsigned we must
assume it is positive?

P1)

a)

		BC			
		00	01	11	10
F	A=0	1	1	1	0
	A=1	0	0	0	1

POS: $F(A,B,C)=$

c)

$$(\bar{A} + B)(\bar{A} + C)(A + \bar{B} + C)$$

d)

SOP: $F(A,B,C)=$

$$B\bar{C} + \bar{A}\bar{C} + A\bar{B}C$$

Based on the truth table, the POS express is based from grouping the 0's together, SOP is grouping the 1's together.

b)

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

P2)

a)

	X_1	X_2	X_3	X_4	P
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	0

b)

	X_3X_4			
	00	01	11	10
X_1X_2	0	0	1	1
	1	1	1	1
	2	2	2	2
	3	3	3	3
	4	5	7	6
	12	13	15	14
	8	9	11	10

$$\bar{A}\bar{B}C + \bar{A}CD + \bar{B}CD + B\bar{C}D$$







P3)

input three bit $X = x_2 x_1 x_0$
 output six bit $Y = y_5 y_4 y_3 y_2 y_1 y_0$

b) ↓

a)

x_2	x_1	x_0	y_5	y_4	y_3	y_2	y_1	y_0
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0	1



P6)

7bit adder

$$W = 3A + 1 \quad Y = 40A + 6$$

$$X = 2A - 17 \quad Z = 32 - 4A$$

7 bits	6	5	4	3	2	1	0	
A	0	0	0	/	A ₂	A ₁	A ₀	A=3-bit #
2A	0	0	/	A ₂	A ₁	A ₀	0	4 1/2 F
4A	0	/	A ₂	A ₁	A ₀	0	0	00 Y
8A	/	A ₂	A ₁	A ₀	0	0	0	01 X
32A	A ₂	A ₁	A ₀	0	0	0	0	10 Z
								11 W

using 4x1 MUX

7bit adder using 2 glenans:

$$W: 2A + A + 1$$





$$X: 2A - 17$$

$$Y: 32A + 8A + 6$$

$$Z: 32 - 4A$$

$$W = 2A + A + 1$$

$$X = 2A - 17$$



Y is shifted due to carry.