

CprE 281 HW02
ELECTRICAL AND COMPUTER
ENGINEERING
IOWA STATE UNIVERSITY

Design Examples, Intro to Verilog
Assigned Date: Third Week
Finish by Feb. 5, 2023

P1. (10 points) Write the corresponding Verilog symbol for the following terms:

A. AND

a)

&

c)

^

B. OR

b)

|

d)

~


C. XOR

D. Complementation


P2. (10 points) Describe the difference between structural Verilog and behavioral Verilog

P3. (15 points) Write both the structural and behavioral Verilog code for the circuit shown below:

answers
below



P4. (15 points) Write both the structural and behavioral Verilog code for the circuit shown below:



P5. (15 points) Find the simplest SOP form of the following functions:

- A. $f(a) = \sum m(0,1)$
- B. $f(a,b) = \sum m(1,2)$
- C. $f(a,b,c) = \sum m(0,3,5,6)$
- D. $f(a,b,c) = \sum m(1,3,4,5,6)$
- E. $f(a,b,c,d) = \sum m(0,1,2,4,5,6,8,9,10,12,13)$

P6. (15 points) A four-variable logic function that is equal to 1 if any three or all four of its variables are equal to 1 is called a majority function. Design a minimum-cost SOP circuit that implements this majority function.

P7. (20 points) Derive a minimum-cost realization of the four-variable function that is equal to 1 if exactly two or three of its variables are equal to 1. Otherwise, it is equal to 0.

P2) — in structural Verilog, functions are designed using components, like logic gates, inverters, mux. You will see "and" or "xor" for example to describe a process to carry out.

— Behavioral Verilog is like the name implies, it is used to describe the behavior of digital processes & circuits, it also has continuous data flow & procedural data flow.

- Continuous uses terms such as "wire" and any input will affect the output immediately
- Procedural are not continuous & the data flow depends on specific order of events using blocks, such as "always" "sum" "carry" any variables defined as "reg" hold their value until it is assigned with a new value (unlike continuous)

P3) Structural

```
module problem3s(x1,x2,x3,f);  
input x1,x2,x3;  
output f;  
wire wire1,wire2,wire3;
```

```
not u1(wire1,x3);  
or u2(wire2,x1,x2);  
or u3(wire3,x2,wire1);  
and u4(f,wire2,wire3);
```

```
end module
```

Behavioral

```
module problem3b(x1,x2,x3,f);  
input x1,x2,x3;  
output reg f;
```

```
always @(*)
```

```
begin
```

```
f <= (x1 | x2) & (x2 | ~x3);
```

```
end
```

```
end module
```

p4)

Structural

Behavioral

```
Module problem4s(A, B, C, f)
input A, B, C;
output f;
Wire wire1, wire2, wire3, wire4, wire5;
```

```
not u1(wire1, A);
not u2(wire2, B);
and u3(wire3, wire1, B, C);
and u4(wire4, wire1, B, wire2);
and u5(wire5, A, C);
or u6(f, wire3, wire4, wire5);
```

```
end module
```

```
Module problem4b(A, B, C, f);
input A, B, C;
output f;
```

```
always @(*)
begin
```

```
f <= (~A & B & C) | (~A & B & ~C) | (A & C);
```

```
end
```

```
end module
```

PS)

A. $f(a) = \sum m(0,1)$

$$f(a) = a' + a = 1$$

B. $f(a,b) = \sum m(1,2)$

| | | |
|---|---|---|
| | 0 | 1 |
| 0 | 0 | 1 |
| 1 | 1 | 1 |

$$f(a,b) = a'b + ab'$$

Simplified: $a \oplus b$

C. $f(a,b,c) = \sum m(0,3,5,6)$

| | | | | | |
|---|----|----|----|----|----|
| | bc | 00 | 01 | 11 | 10 |
| a | 0 | 1 | | 1 | |
| | 1 | | 1 | | 1 |

$$f(a,b,c) = \underline{a'b'c'} + \underline{a'bc} + \underline{ab'c} + \underline{abc'}$$

$$b'(ac + a'c') + b(a'c + ac')$$

$$f(a,b,c) = b \oplus (a \odot c)$$

D. $f(a,b,c) = \sum m(1,3,4,5,6)$

| | | | | | |
|---|----|----|----|----|----|
| | bc | 00 | 01 | 11 | 10 |
| a | 0 | | 1 | 1 | |
| | 1 | 1 | 1 | | 1 |

$$f(a,b,c) = \underline{a'c} + \underline{ab'} + \underline{ac'}$$

$$(a \oplus c) + ab'$$

E. $f(a,b,c,d) = \sum m(0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13)$

| | | | | | |
|----|----|----|----|----|----|
| | cd | 00 | 01 | 11 | 10 |
| ab | 00 | 1 | 1 | | 1 |
| | 01 | 1 | 1 | | 1 |
| | 11 | 1 | 1 | | |
| | 10 | 1 | 1 | | 1 |

$$f(a,b,c,d) = c' + b'd' + a'd'$$

P6) 4 variable, any three or four are equal to 1

| x_1 | x_2 | x_3 | x_4 | f |
|-------|-------|-------|-------|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$$\bar{x}_1 x_2 x_3 x_4$$

$$x_1 \bar{x}_2 x_3 x_4$$

$$x_1 x_2 \bar{x}_3 x_4$$


$$x_1 x_2 x_3 \bar{x}_4$$

$$x_1 x_2 x_3 x_4$$

$$f = (\bar{x}_1 x_2 x_3 x_4) + (x_1 \bar{x}_2 x_3 x_4) + (x_1 x_2 \bar{x}_3 x_4) + (x_1 x_2 x_3 \bar{x}_4)$$

$$+ (x_1 x_2 x_3 x_4)$$

| $x_2 \backslash x_3 x_4$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00 | | | | |
| 01 | | | 1 | |
| 11 | | 1 | 1 | |
| 10 | | 1 | 1 | |



P7) 4 variables exactly 2 or 3 are equal to 1

| x_1 | x_2 | x_3 | x_4 | f |
|-------|-------|-------|-------|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

$f(x_1, x_2, x_3, x_4) = \sum m(3, 5, 6, 7, 9, 10, 11, 12, 13, 14)$

| x_1, x_2 | x_3, x_4 | 00 | 01 | 11 | 10 |
|------------|------------|----|----|----|----|
| 00 | | | | 1 | |
| 01 | | 1 | 1 | 1 | |
| 11 | 1 | 1 | | | 1 |
| 10 | | 1 | 1 | 1 | |

$$f = (\overline{x_1} x_2 x_4) + (x_1 \overline{x_3} x_4) + (x_1 x_2 \overline{x_4}) + (x_1 \overline{x_2} x_3) + (\overline{x_1} x_2 x_3) + (\overline{x_2} x_3 x_4)$$

Question did not ask to draw circuit