

# Multiplexers, Decoders, Encoders, and Latches

Assigned Date: Week #08 Finish by Mar. 12, 2023

### Questions

- **P 1. (16 points)** Answer the following questions about decoders and MUXes:
- a. How many 2-4 decoders are necessary to create a 4-to-16 decoder?
- b. How many 3-8 decoders are necessary to create a 6-to-64 decoder?
- c. How many 1-bit 2-to-1 MUXes are necessary to create a 1-bit 8-to-1 MUX?
- d. How many 1-bit 2-to-1 MUXes are necessary to create an 8-bit 2-to-1 MUX?
- below &
- P 2. (10 points) Given a supply of 1-to-2 decoders, show how to get a 3-to-8 decoder circuit. Assume each of the 1-to-2 decoders has an ENABLE input (ENABLE = 1 enables the decoder), but you do not need to include enable capability on the 3-to-8 decoder circuit.
- **P 3.(20 points)** Consider the following truth table for the function f(a, b, c, d).

below	$\bigvee$
DCIOM	V

0         0         0         0         0           0         0         0         1         0           0         0         1         0         0	
0 0 1 0 0	
0 0 1 1 0	
0 1 0 0 1	
0 1 0 1 1	
0 1 1 0 1	
0 1 1 1 1	
1 0 0 0 0	
1 0 0 1 1	
1 0 1 0 1	
1 0 1 1 1	
1 1 0 0 0	
1 1 0 1 1	
1 1 1 0 1	
1 1 1 0	

- a) Implement f using one 4-to-16 decoder and a minimal number of gates.
- b) Implement *f* using two 2-to-4 decoders, one 4-to-1 multiplexer, and a minimal number of gates.

## CprE 281 HW6 **ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY**

# Multiplexers, Decoders, Encoders, and Latches


Assigned Date: Week #08 Finish by Mar. 12, 2023

P 4. (28 points): Using the specified decoder(s), implement the following:


- **A.** One NOT gate using only one 1-2 decoder.
- **B.** One **3**-input AND gate using only two 1-2 decoders.
- **C.** One 2-input OR gate using only four 1-2 decoders.
- **D.** One 2-input NOR gate using only one 2-4 decoder.

#### P 5. (16 points) Fill in the timing diagrams below:

**A.** For a 4-to-2 priority encoder.



**B.** B: For a 4-to-2 binary encoder.



C. Which encoder's inputs are contrary to its input assumptions? Why?

the binery encoder, there are miltiple

Cycles in which both inputs are either high or low

at the same the which is not pissable ex. cycles 5,6,7,8


below V

# CprE 281 HW6 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

# Multiplexers, Decoders, Encoders, and Latches

Assigned Date: Week #08 Finish by Mar. 12, 2023


## P 6.(10points) Consider the SR Latch shown below.





a) Complete the characteristic table.

G	S	R	Q	P
0	0	0	1100	<b>N</b>
0	0	1		
0	1	0	CM	74
0	1	1	h/C1	m
1	0	0		\
1	0	1	0	1
1	1	0	1	0
1	1	1	0	٥

b) Complete the timing diagram shown below for outputs Q and P.







a b

