Homework 2


Verilog Code:

```
module alu(
                    [7:0] in_a
                                     , //input a
    input
                                     , //input b
    input
                    [7:0] in b
    input [3:0] opcode , //opcode input
output reg [7:0] alu_out , //alu output
output reg alu_zero , //logic '1' when alu_output [7:0] is all zeros
output reg alu_carry //indicates a carry out from ALU
                      c add = 4'h1;
                                                            //in a + in b
      parameter
                      c_sub = 4'h2;
c inc = 4'h3;
                                                   //in_a - in_b
      parameter
      parameter
                                                   //in a + 1
                      c dec = 4'h4;
                                                   //in a - 1
      parameter
                      c_{or} = 4'h5;
                                                   //in_a OR in_b
      parameter
                       c_{and} = 4'h6;
                                                   //in_a AND in b
      parameter
                       c\_xor = 4'h7;
                                                   //in_a XOR in_b
      parameter
      parameter
                      c shr = 4'h8;
                                                  //in a is shifted one place right, zero shifted in
                      c_shl = 4'h9;
                                                //in_a is shifted one place left, zero shifted in
//in_a gets "ones complemented"
//in_a gets "twos complemented"
      parameter
                       c onescomp = 4'hA;
                      c twoscomp = 4'hB;
      parameter
      always_comb
      begin
               alu carry = 0;
               case (opcode)
                        c add: {alu carry,alu out} = in a + in b;
                        c_sub: {alu_carry,alu_out} = in_a - in_b;
                        c_inc: {alu_carry,alu_out} = in_a + 1;
                        c_dec: {alu_carry,alu_out} = in_a -1;
c_or: alu_out = (in_a || in_b);
                        c and: alu out = in a && in b;
                        c_xor: alu_out = in_a ^ in_b;
                        c_shr: alu_out = in_a >> 0;
                        c_shl: {alu_carry,alu_out} = in_a << 0;</pre>
                        c onescomp:
                                        {alu carry,alu out} = ~in a;
                                          {alu_carry,alu_out} = ~in_a + 1;
                        c_twoscomp:
                        default:
                                          alu out = 0;
               endcase
               alu_zero = ~| alu_out; //Check that alu_out is all 0s
      end
endmodule
```

Schematic:



Waveform:



Questions:

- a. 1309.048222
- b. 24
- c. 1249.434007/5.5296um²
- d. It's an add/subtract block. It's the part of the alu that does addition or subtraction(which is addition with a negative)
- e. Maximum delay path was from r30/B[0] (alu_DW01_addsub_0) to r30/SUM[7] (alu_DW01_addsub_0)