```
ARM Cortex-M0 Instruction Set (gas version)
The assembler syntax is —here, items inside ( ) are optional—:
                                          (<operand1>(, <operand2>(, <operand3>))))
(<label>:)
                     (<MNEMONIC>
                                                                                                           (//<comment>)
Block comments are also allowed: /*<comment>*/
<Rx>, with x any letter, means a general-purpose register (e.g.: R0, R1, ...). Most instructions pose restrictions on the value of x. e.g.: 0<x<7
immedX means an immediate X-bit operand. All immediate operands are zero extended when operated with longer operands
<MNEMONIC>
                                              <operand2>
                                                               <operand3> flags
                     <operand1>
                                                                                                                     description
                                                            Data movement inside the processor
MOV
                <Rd>,
                                           <Rm>
                                                                                        <Rd> ← <Rm>
               <Rd>,
                                                                                                                                                   0≤{d,m}≤7
MOVS
                                           <Rm>
                                                                              NZ
                                                                                        <Rd> ← <Rm>
               <Rd>,
                                          #immed8
                                                                                        <Rd> ← immed8
MOVS
                                                                              NZ
                                                                                                                                                        0≤d≤7
                                                                       Memory access
Load data from memory
                                           <Rn>
                                                                                        <Rt> ← word_at[<Rn>]
                                                                                                                                                   0≤{t,n}≤7
LDR
                <Rt>.
I DR
               <Rt>,
                                           [<Rn>, #immed7]
                                                                                        <Rt> ← word_at[<Rn> + immed7].immed7 = 4·k
                                                                                                                                                  0≤{t,n}≤7
               <Rt>,
                                                                                        <Rt> ← word at[<Rn> + <Rm>]
LDR
                                           [<Rn>, <Rm>]
                                                                                                                                                0≤{t,n,m}≤7
               ⟨Rt>,
LDRH
                                           <Rn>
                                                                                        <Rt> ← extend 0(half word at[<Rn>])
                                                                                                                                                  0≤{t,n}≤7
LDRH
               ⟨Rt>,
                                                                                        <Rt> ← extend_0(half_word_at[<Rn> + immed6])
                                           [<Rn>, #immed6]
                                                                                        immed6 even
                                                                                                                                                   0≤{t,n}≤7
                                                                                        \langle Rt \rangle \leftarrow \text{extend}_0(\text{half}_w\text{ord}_at[\langle Rn \rangle + \langle Rm \rangle]) 0 \le \{t,n,m\} \le 7
               <Rt>,
LDRH
                                           [<Rn>, <Rm>]
LDRSH
                <Rt>,
                                           [<Rn>, <Rm>]
                                                                                        <Rt> ← extend_sign(half_word[<Rn> + <Rm>]) 0≤{t,n,m}≤7
               ⟨Rt⟩,
LDRB
                                           [<Rn>]
                                                                                        <Rt> ← extend_0(byte_at[<Rn>])
                                                                                                                                                   0≤{t,n}≤7
                <Rt>,
LDRB
                                           [<Rn>, #immed5]
                                                                                        \langle Rt \rangle \leftarrow extend_0(byte_at[\langle Rn \rangle + immed5])
                                                                                                                                                   0≤{t,n}≤7
LDRB
                <Rt>,
                                           [<Rn>, <Rm>]
                                                                                        \langle Rt \rangle \leftarrow \text{extend}_0(\text{byte}_at[\langle Rn \rangle + \langle Rm \rangle])
                                                                                                                                                0≤{t,n,m}≤7
LDRSB
               <Rt>,
                                           [<Rn>, <Rm>]
                                                                                        <Rt> ← extend_sign(byte_at[<Rn> + <Rm>])
                                                                                                                                                0≤{t,n,m}≤7
                                           [SP, #immed10
                                                                                        \langle Rt \rangle \leftarrow word_at[SP + immed10]. immed10 = 4 \cdot k
LDR
                <Rt>,
                                                                                                                                                        0≤t≤7
               ⟨Rt⟩,
                                                                                        \langle Rt \rangle \leftarrow word_at[PC + immed10]. immed10 = 4 \cdot k
                                           [PC, #immed10]
                                                                                                                                                        0≤t≤7
LDR
                <Rt>,
ADR
                                           label
                                                                                        ⟨Rt⟩ ← label (in range PC ±1020 addresses)
                                                                                                                                                        0≤t≤7
LDR
                <Rt>,
                                           label

⟨Rt> ← word_at[label] (in range PC ±1020 addresses)

LDM
                <Rn>!,
                                           {<Ra>, <Rb>, ...}
                                                                                        Load multiple registers. <Rn> is not in the register list and gets
                                                                                        updated by address increment. Also LDMIA & LDMFD. Accepts ranges
                                                                                        inside the list (e.g. \{R0-R3, R4, R6-R7\})
                                                                                                                                             0≤{n,a,b,...}≤7
LDM
                ⟨Rn>,
                                          {<Ra>, <Rb>, ...}
                                                                                        As previous, but <Rn> is in the register list and is updated by load
                                                                                                                                             0≤{n,a,b,...}≤7
Load data from memory pseudo-instructions (assembled as LDR <Rt>, [PC, #immed10])
                                                                                        <Rt> ← immed32
                                           =immed32
LDR
               <Rt>,
                                                                                                                                                        0≤t≤7
                                                                                        <Rt> ← label. Also, sets LSB of <Rt> to 1 if label is of .type
LDR
                                           =label
                <Rt>,
                                                                                        %function, making it valid for a BX/BLX instruction
Write data to memory
STR
               <Rt>,
                                           [<Rn>]
                                                                                        word at[\langle Rn \rangle] \leftarrow \langle Rt \rangle
                                                                                                                                                   0≤{t,n}≤7
STR
                                           [<Rn>, #immed7]
                                                                                        word_at[\langle Rn \rangle + immed7] \leftarrow \langle Rt \rangle. immed7 = 4 \cdot k 0 \le \{t,n\} \le 7
                <Rt>,
               <Rt>,
                                                                                        word_at[\langle Rn \rangle + \langle Rm \rangle] \leftarrow \langle Rt \rangle
                                                                                                                                                0≤{t,n,m}≤7
                                           [<Rn>, <Rm>]
STR
                                                                                        half_w_at[\langle Rn \rangle] \leftarrow \langle Rt \rangle
STRH
                <Rt>,
                                           <Rn>
                                                                                                                                                   0≤{t,n}≤7
                                           [<Rn>, #immed6]
                                                                                        half_w_at[\langle Rn \rangle + immed6] \leftarrow \langle Rt \rangle. immed6 even 0 \le \{t,n\} \le 7
STRH
                <Rt>,
STRH
               <Rt>,
                                           [<Rn>, <Rm>]
                                                                                        half_w_at[\langle Rn \rangle + \langle Rm \rangle] \leftarrow \langle Rt \rangle
                                                                                                                                                0≤{t,n,m}≤7
                                                                                        byte_at[<Rn>] ← <Rt>
STRB
                <Rt>,
                                           [<Rn>]
                                                                                                                                                   0≤{t,n}≤7
               <Rt>,
                                           [<Rn>, #immed5]
                                                                                        byte_at[<\!Rn> + immed5] \leftarrow <\!Rt>
STRB
                                                                                                                                                   0≤{t,n}≤7
                <Rt>,
STRB
                                           [<Rn>, <Rm>]
                                                                                        byte_at[\langle Rn \rangle + \langle Rm \rangle] \leftarrow \langle Rt \rangle
                                                                                                                                                0≤{t,n,m}≤7
STR
                <Rt>,
                                           [SP, #immed10]
                                                                                        word_at[SP + immed10] \leftarrow \langle Rt \rangle. immed10 = 4 \cdot k 0 \le \{t,n\} \le 7
STM
                                           {<Ra>, <Rb>, ...}
                <Rn>!.
                                                                                        Store multiple registers to memory. <Rn> gets updated by address
                                                                                        increment. Also STMIA and STMEA. Accepts ranges inside the list (e.g.
                                                                                        {R0-R3, R4, R6-R7})
                                                                                                                                             0≤{n,a,b,...}≤7
                                                                   Stack (full descending)
PUSH
                {<Ra>, <Rb>, ...}
                                                                                        Store 1 or more registers into stack updating SP
                                                                                                                                                0≤{a,b,...}≤7
                {<Ra>, <Rb>, ..., LR}
                                                                                        Accepts ranges inside the list (e.g. {R0-R3, R4, R6-R7})
POP
                {<Ra>, <Rb>, ...}
                                                                                        Restore 1 or more registers from stack updating SP
                                                                                                                                                0≤{a,b,...}≤7
                {<Ra>, <Rb>, ..., PC}
                                                                                        Accepts ranges inside the list (e.g. {R0-R3, R4, R6-R7})
ADD
               SP,
                                           <Rm>
                                                                                        SP ← SP + <Rm>. Discards 2 LSBs of <Rm>
                                                                                                                                                        0≤m≤7
               SΡ,
                                          SP,
                                                                #immed9
                                                                                        SP \leftarrow SP + immed9 = 4 \cdot k
ADD
                                           #immed9
ADD
               SP,
               SP,
                                           SP,
SUB
                                                                #immed9
                                                                                        SP \leftarrow SP - immed9 = 4 \cdot k
                                           #immed9
SUB
               SP,
                                          SP,
ADD
               <Rd>,
                                                                <Rd>
                                                                                        <Rd> ← SP + <Rd>. Discards 2 LSBs of <Rd>
                                                                                                                                                        0≤d≤7
                                                                                        \langle Rd \rangle \leftarrow SP + immed10. immed10 = 4 \cdot k
ADD
               <Rd>,
                                          SP,
                                                                #immed10
                                                                                                                                                        0≤d≤7
                                                                         Arithmetic
ADD
                <Rd>,
                                           <Rd>,
                                                                 <Rm>
                                                                                        <Rd> ← <Rd> + <Rm>. <Rd> or <Rm> may be PC
ADD
                <Rd>,
                                           <Rm>
ADD
               ⟨Rd⟩,
                                           PC.
                                                                #immed10
                                                                                        <Rd> ← PC + immed10. immed10 = 4·k
                                                                                                                                                        0≤d≤7
                                           ⟨Rd⟩,
ADDS
                                                                #immed8
                                                                               NZCV
                <Rd>,
                                                                                        \langle Rd \rangle \leftarrow \langle Rd \rangle + immed8
                                                                                                                                                        0≤d≤7
                <Rd>,
ADDS
                                           #immed8
                                                                               NZCV
                                                                #immed3
                                                                               NZCV
                                                                                        \langle Rd \rangle \leftarrow \langle Rn \rangle + immed3
                                                                                                                                                   0≤{d,n}≤7
ADDS
               <Rd>,
                                           <Rn>,
               <Rd>,
                                           <Rn>,
ADDS
                                                                <Rm>
                                                                               NZCV
                                                                                        <Rd> ← <Rn> + <Rm>
                                                                                                                                                0≤{d,n,m}≤7
               <Rd>→
ADCS
                                                                               NZCV
                                                                                        <Rd> ← <Rd> + <Rm> + C
                                           <Rd>,
                                                                <Rm>
                                                                                                                                                   0≤{d,m}≤7
                <Rd>,
ADCS
                                           <Rm>
                                                                               NZCV
SUBS
                <Rd>,
                                           <Rd>,
                                                                #immed8
                                                                               NZCV
                                                                                        \langle Rd \rangle \leftarrow \langle Rd \rangle - immed8
                                                                                                                                                        0≤d≤7
SUBS
                <Rd>,
                                           #immed8
                                                                               NZCV
```

SUBS	<rd>,</rd>	<rn>,</rn>	#immed3	NZCV	<rd> ← <rn> - immed3</rn></rd>	0≤{d,n}≤7
SUBS	<rd>,</rd>	<rn>,</rn>	<rm></rm>	NZCV		0≤{d,n,m}≤7
SBCS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZCV	<rd> ← <rd> - <rm> - ~C</rm></rd></rd>	0≤{d,m}≤7
SBCS	<rd>,</rd>	<rm></rm>		NZCV		
CMP	<rn>,</rn>	#immed8		NZCV	<pre><rn> - immed8 (CoMPare)</rn></pre>	0≤n≤7
RSBS	<rd>,</rd>	<rn>,</rn>	#0	NZCV	<rd> ← -<rn> (Reverse SuBstract)</rn></rd>	0≤{d,n}≤7
CMP	<rn>,</rn>	<rm></rm>		NZCV	<pre><rn> - <rm></rm></rn></pre>	0≤{n,m}≤14
CMN	<rn>,</rn>	<rm></rm>		NZCV	<pre><rn> + <rm> (CoMpare Negative)</rm></rn></pre>	0≤{n,m}≤7
	· ·		. n. d.			
MULS	<rd>,</rd>	<rm>,</rm>	<rd></rd>	NZ	<rd> ← <rm> · <rd>></rd></rm></rd>	0≤{d,m}≤7
	T		Bit	wise logic		
MVNS	<rd>,</rd>	<rm></rm>		NZ	<rd> ← ~<rm> (MoVe Not)</rm></rd>	0≤{d,m}≤7
ANDS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZ	<rd> ← <rd> & <rm></rm></rd></rd>	0≤{d,m}≤7
ANDS	<rd>,</rd>	<rm></rm>		NZ		
ORRS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZ	<rd> ← <rd> <rm></rm></rd></rd>	0≤{d,m}≤7
ORRS	<rd>,</rd>	<rm></rm>		NZ		
EORS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZ	<rd> ← <rd> ^ <rm></rm></rd></rd>	0≤{d,m}≤7
EORS	<rd>,</rd>	<rm></rm>		NZ		
BICS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZ	<rd> ← <rd> & ~<rm> (Bit Clear)</rm></rd></rd>	0≤{d,m}≤7
BICS	<rd>,</rd>	<rm></rm>		NZ		
TST	<rn>,</rn>	<rm></rm>		NZ	<rn> & <rm> (TeST)</rm></rn>	0≤{d,m}≤7
	,,			Shift	This a time (1651)	0_(0))_/
ASRS	<rd>,</rd>	<rm>,</rm>	#immed5	NZC	<rd> ← <rm> >> immed5 (Arithmetic Shift Right)</rm></rd>	Octd mlc7
			#Illilleu5			0≤{d,m}≤7
ASRS	<rd>,</rd>	#immed5		NZC	<rd> ← <rd> >> immed5 (Arithmetic Shift Right)</rd></rd>	0≤d≤7
ASRS	<rd>,</rd>	<rd>,</rd>	<rs></rs>	NZC	<rd> ← <rd> >> <rs> (Arithmetic Shift Right)</rs></rd></rd>	0≤{d,s}≤7
ASRS	<rd>,</rd>	<rs></rs>		NZC		
LSRS	<rd>,</rd>	<rm>,</rm>	#immed5	NZC	<pre><rd> ← <rm> >> immed5 (Logical Shift Right)</rm></rd></pre>	0≤{d,m}≤7
LSRS	<rd>,</rd>	#immed5		NZC	<rd> ← <rd> >> immed5 (Logical Shift Right)</rd></rd>	0≤d≤7
LSRS	<rd>,</rd>	<rd>,</rd>	<rs></rs>	NZC	<rd> ← <rd> → <rs> (Logical Shift Right)</rs></rd></rd>	0≤{d,s}≤7
LSRS	<rd>,</rd>	<rs></rs>		NZC	(20g.ou. office right)	(-,0,-/
LSLS	<rd>,</rd>	<rm>,</rm>	#immed5	NZC	<rd> ← <rm> << immed5 (Logical Shift Left)</rm></rd>	0≤{d,m}≤7
LSLS	<rd>,</rd>	#immed5	# Illinicus	NZC	<pre><rd> ← <rd> << immed5 (Logical Shift Left)</rd></rd></pre>	0±(d3ii)±7 0≤d≤7
			. D			
LSLS	<rd>,</rd>	<rd>,</rd>	<rs></rs>	NZC	<rd> ← <rd> << <rs> (Logical Shift Left)</rs></rd></rd>	0≤{d,s}≤7
LSLS	<rd>,</rd>	<rs></rs>		NZC		
RORS	<rd>,</rd>	<rd>,</rd>	<rs></rs>	NZC	<rd> ← <rd> ROR <rs> (ROtate Right)</rs></rd></rd>	0≤{d,s}≤7
RORS	<rd>,</rd>	<rs></rs>		NZC		
			En	dianness		
REV	<rd>,</rd>	<rn></rn>			<pre><rd> ← change_endian(<rn>) (REVerse)</rn></rd></pre>	0≤{d,n}≤7
REV16	<rd>,</rd>	<rn></rn>			<rd> ← change endian of both halves(<rn>)</rn></rd>	0≤{d,n}≤7
REVSH	<rd>,</rd>	<rn></rn>			<pre><rd> ← extend_0(chg_endian(<rn>[15:0]))</rn></rd></pre>	0≤{d,n}≤7
ILE VOIT	titu",	VIII)	E	xtension	thas a excelle_o(ellg_elleration(this [15:0]))	0=(0)11)=7
SXTB	<rd>,</rd>	<rm></rm>	L/	ACCIISIOII	and a system design (and 17:01) (Ciense VT and)	0 < (
	· ·	(KIII)			<pre><rd> ← extend_sign(<rm>[7:0]) (Sign eXTend)</rm></rd></pre>	0≤{d,m}≤7
SXTB	<rd></rd>				<rd> ← extend_sign(<rd>[7:0])</rd></rd>	0≤d≤7
SXTH	<rd>,</rd>	<rm></rm>			<rd> ← extend_sign(<rm>[15:0])</rm></rd>	0≤{d,m}≤7
SXTH	<rd></rd>				<rd> ← extend_sign(<rd>[15:0])</rd></rd>	0≤d≤7
UXTB	<rd>,</rd>	<rm></rm>			<rd> ← extend_0(<rm>[7:0]) (Unsigned eXTend)</rm></rd>	0≤{d,m}≤7
UXTB	<rd></rd>				<rd> ← extend_0(<rd>[7:0])</rd></rd>	0≤d≤ 7
UXTH	<rd>,</rd>	<rm></rm>			<rd> ← extend_0(<rm>[15:0])</rm></rd>	0≤{d,m}≤7
UXTH	<rd></rd>				<rd> ← extend_0(<rd>[15:0])</rd></rd>	0≤d≤7
02111	11101		1	Branch		02427
В	label			Dianch	Branch to an address (range is ±2K addresses)	
B <cond></cond>	label				Conditional branch (range is -256/+254). See below for	
BX	<rm></rm>				Branch to address in <rm>. To return from a function</rm>	
						!= {PC,SP}
BL	label				LR ← PC and branch (range is ±16M addresses) (Brance	ch with Link)
					This opcode is a 32-bit one	
BLX	<rm></rm>				LR ← PC and branch to address in <rm> <rm></rm></rm>	!= {PC,SP}
			Miso	cellaneous		
NOP					No Operation	
BKPT	#immed8				Software breakpoint	
CPSIE	I				Enable maskable interrupts	
CPSID	I					
	-				Disable maskable interrupts	C
DMB					Ensures that all memory accesses are completed by	
					memory access is committed (Data Memory Barrier) (3	
200					Ensures that all memory accesses are completed be	fore the next
DSB					1	
					instruction is executed (Data Synchronization Barrier)	(32 bit opc.)
DSB ISB					Flush pipeline and ensure that all previous ins	(32 bit opc.) tructions are
					Flush pipeline and ensure that all previous instruments completed before executing the next one	(32 bit opc.)
					Flush pipeline and ensure that all previous instance completed before executing the next one Synchronization Barrier) (32 bit opcode)	(32 bit opc.) tructions are (Instruction
	<rd>,</rd>	<specialreg></specialreg>			Flush pipeline and ensure that all previous instruments completed before executing the next one	(32 bit opc.) tructions are (Instruction
ISB		<specialreg></specialreg>			Flush pipeline and ensure that all previous instance completed before executing the next one Synchronization Barrier) (32 bit opcode) Read special register (see below) (32 bit opcode) < Rd>	(32 bit opc.) tructions are (Instruction != {PC,SP}
ISB MRS MSR	<rd>, <specialreg>,</specialreg></rd>				Flush pipeline and ensure that all previous instance completed before executing the next one Synchronization Barrier) (32 bit opcode) Read special register (see below) (32 bit opcode) < Rd> Write special register (see below) (32 bit opc.) < Rs>	(32 bit opc.) tructions are (Instruction != {PC,SP} != {PC,SP}
ISB MRS MSR SEV	<pre><specialreg>,</specialreg></pre>				Flush pipeline and ensure that all previous instance completed before executing the next one Synchronization Barrier) (32 bit opcode) Read special register (see below) (32 bit opcode) < Rd> Write special register (see below) (32 bit opc.) < Rs> Send event to all processors in multicore (including itse	(32 bit opc.) tructions are (Instruction != {PC,SP} != {PC,SP}
ISB MRS MSR SEV SVC					Flush pipeline and ensure that all previous instance completed before executing the next one Synchronization Barrier) (32 bit opcode) Read special register (see below) (32 bit opcode) <rd> Write special register (see below) (32 bit opc.) <rs> Send event to all processors in multicore (including itse SuperVisor Call</rs></rd>	(32 bit opc.) tructions are (Instruction != {PC,SP} != {PC,SP} elf)
ISB MRS MSR SEV	<pre><specialreg>,</specialreg></pre>				Flush pipeline and ensure that all previous instance completed before executing the next one Synchronization Barrier) (32 bit opcode) Read special register (see below) (32 bit opcode) <rd> Write special register (see below) (32 bit opc.) <rs> Send event to all processors in multicore (including itse SuperVisor Call If there is no record of a previous event, enter sleep models and supervisor supervisors can be supervisored to the supervisor call of the supervisor supervisor supervisor call supervisors su</rs></rd>	(32 bit opc.) tructions are (Instruction != {PC,SP} != {PC,SP} elf)
ISB MRS MSR SEV SVC WFE	<pre><specialreg>,</specialreg></pre>				Flush pipeline and ensure that all previous instance completed before executing the next one Synchronization Barrier) (32 bit opcode) Read special register (see below) (32 bit opcode) <rd> Write special register (see below) (32 bit opc.) <rs> Send event to all processors in multicore (including itse SuperVisor Call If there is no record of a previous event, enter sleep modelear event record and continue (Wait For Event)</rs></rd>	(32 bit opc.) tructions are (Instruction != {PC,SP} != {PC,SP} elf)
ISB MRS MSR SEV SVC	<pre><specialreg>,</specialreg></pre>				Flush pipeline and ensure that all previous instance completed before executing the next one Synchronization Barrier) (32 bit opcode) Read special register (see below) (32 bit opcode) <rd> Write special register (see below) (32 bit opc.) <rs> Send event to all processors in multicore (including itse SuperVisor Call If there is no record of a previous event, enter sleep models and supervisor supervisors can be supervisored to the supervisor call of the supervisor supervisor supervisor call supervisors su</rs></rd>	(32 bit opc.) tructions are (Instruction != {PC,SP} != {PC,SP} elf)

Condition codes for the B <cond> instruction</cond>				
<cond></cond>	meaning	Test		
EQ	EQual	Z == 1		
NE	Not Equal	Z == 0		
CS	Carry Set	C == 1		
CC	Carry Clear	C == 0		
MI	< 0 (MInus)	N == 1		
PL	≥ 0 (PLus)	N == 0		
VS	oVerflow Set	V == 1		
VC	oVerflow Clear	V == 0		
Usually u	sed after a SUBS, SBCS, CMP or CMN inst	ruction		
HS	unsigned ≥ (Higher or Same)	C == 1		
LO	unsigned < (LOwer)	C == 0		
HI	unsigned > (HIgher)	C == 1 && Z == 0		
LS	unsigned ≤ (Lower or Same)	C == 0 Z == 1		
GE	signed ≥ (Greater or Equal)	N == V		
LT	signed < (Less Than)	N != V		
GT	signed > (Greater Than)	Z == 0 && N == V		
LE	signed ≤ (Less or Equal)	Z == 1 N != V		

Special registers				
name	contents			
APSR	NZCV flags			
IPSR	exception number			
EPSR	Thumb state			
IEPSR	both IPSR and EPSR			
IAPSR	both IPSR and APSR			
EAPSR	both EPSR and APSR			
PSR	all PSRs			
MSP	main SP			
PSP	process SP			
PRIMASK	interrupt mask flag			
CONTROL	CONTROL SP (MSP/PSP) used in thread mode			

Some ARM assembler directives (much simplified)					
.byte	(<label>:)</label>	.byte	<expr>(, <expr>)</expr></expr>		
	•		o an integer between -128 and +255; or a single ASCII character enclosed in single quotes (e.g.: 'e')		
			r initial runtime contents		
.ascii	(<label>:)</label>	.asciz	"some string"		
Allocates byt	es, defining their ini	tial runtime contents	s from the ASCII characters in the given stringasciz also appends a null byte (as in C/C++)		
.hword .word .quad	(<label>:)</label>	.xxxx	<expr>(, <expr>)</expr></expr>		
Each <expr> is an expression that evaluates to an integer between -32 768 and +65 535 (.hword), -231 and +232 – 1 (.word) or -263 and +263 – 1 (.quad)</expr>					
), or double words (.quad) of memory, also defining their contents		
.fill	(<label>:)</label>	.fill	<number>(, <size>(, <value>))</value></size></number>		
Fills memory	with <number> rep</number>	eated copies of <val< td=""><td>ue> (defaults to 0), whose size in bytes is <size>. <size> must be ≤ 8 (defaults to 1)</size></size></td></val<>	ue> (defaults to 0), whose size in bytes is <size>. <size> must be ≤ 8 (defaults to 1)</size></size>		
.section		.section	<section_name></section_name>		
Declares a ne	w code or data secti	on to be linked inder	pendently of other sections		
.balign		.balign	<expr></expr>		
Where <expr></expr> is a numeric expression that evaluates to any power of 2 between 1 and 2 ³¹					
Inserts as ma	ny zero bytes (or NC	P instructions) as ne	eeded until an address multiple of <expr></expr> is reached		
.global		.global	<label></label>		
Declares <label> to be reachable from other source files or defined in another source file</label>					
.type		.type	<label>, %function</label>		
Declares <1a	bel> to be the entry	point of a function ((the target of a BX/BLX instruction)		
.size		.size	<label>, <label></label></label>		
Placed at the end of a function, generates information for the debugger to be able to debug it. <label> points to the 1st instruction of the function (that used with .type)</label>					
Local labels (those whose name starts with .L, not to be used with .global) can/may be used to not pollute the namespace, e.g.: .Lloop					