reference.digilentinc.com

Creating a Custom IP core using the IP Integrator [Digilent Documentation]

Sam K

11-14 minutes

Creating a Custom IP core using the IP Integrator



Prerequisites

11/2/20, 3:35 PM


Tutorial

This demo will show how to build a basic PWM controller to manipulate on board LEDs using the processing system of the Zyng processor. We will be able to change the PWM window size from the IP graphic interface and then control the duty cycle in C written for the processor.

1. Open Vivado and create a new project


Open a new project as shown in the Zybo Getting Started Guide

Go to **Tools→Create and package IP**




2. Create your custom IP project

2.1) Select Create a new AXI4 peripheral and click Next




2.2) Input "My_PWM_Core" in the name field and click **Next**

jt.	Create and Package New IP	x
Peripheral Details Specify name, version and description for the new peripheral		A
Name:	My_PWM_Core	0
Version:	1.0	8
Display name: Description:	My_PWM_Core_v1.0 My new AXI IP	0
IP location:	C:/workspace/tutorials/lp_repo	8 -
▼ Overwrite existing		



2.3) No changes to the AXI interface are required, so click **Next**



2.4) Select Edit IP and click Finish



3. Designing the IP core

3.1) A new instance of Vivado will open up for the new IP core. Expand the top level file My_PWM_Core_v1_0. Then double-click on My_PWM_Core_v1_0_S00_AXI to open it in the editor.

4. Modifying My_PWM_Core_v1_0_S00_AXI

4.1)To allow for the user to change the maximum value of the PWM window in the top level, change this:

```
// Users to add parameters here
    // User parameters ends
    // Do not modify the parameters
beyond this line
To this:
    // Users to add parameters here
    parameter integer PWM COUNTER MAX
  1024,
    // User parameters ends
```

change this:

```
// Do not modify the parameters
beyond this line
4.2) To give the PWM signals a port out of the
custom IP core, change this:
    // Users to add ports here
    // User ports ends
    // Do not modify the ports beyond
this line
To this:
    // Users to add ports here
    output wire PWM0,
    output wire PWM1,
    output wire PWM2,
    output wire PWM3,
    // User ports ends
    // Do not modify the ports beyond
this line
4.3) The following modification creates a counter
that is 16-bits wide with a maximum of (2^16)-1,
which will be more than enough for most
applications. Scroll to the bottom of the file and
```

```
// Add user logic here
    // User logic ends
To this:
    // Add user logic here
    reg [15:0] counter = 0;
    //simple counter
    always @(posedge S AXI ACLK) begin
        if(counter <</pre>
PWM COUNTER MAX-1)
             counter <= counter + 1;</pre>
        else
             counter <= 0;</pre>
    end
    //comparator statements that drive
the PWM signal
    assign PWM0 = slv reg0 < counter ?
1'b0 : 1'b1;
    assign PWM1 = slv reg1 < counter ?
|1'b0 : 1'b1;
    assign PWM2 = slv reg2 < counter ?
1'b0 : 1'b1;
```

```
assign PWM3 = slv reg3 < counter ?
|1'b0 : 1'b1;
    // User logic ends
```

Overall this module will write data into the slave registers from the processor. The simple counter will count till the max value and reset forever. Then each of the comparator statements checks if the current counter value is greater than the value stored in the slave registers and sets PWM high if the compare value is less than the current counter.

What we have accomplished:

- Parameterized the PWM window size with PWM COUNTER MAX
- Added ports so the higher level file can get the PWM signals
- Added a simple counter that counts from zero to PWM COUNTER MAX-1
- Added four asynchronous comparator signals that create the PWM signal

5. Modifying My_PWM_Core_v1_0

5.1) Double-click on My_PWM_Core_v1_0 to open it in the editor.

```
The following modifications add the ports for the
PWM signals and the parameter up to the top HDL
file. This will allow the GUI to change, connect, and
modify the IP core.
5.2) Change this:
module My PWM Core v1 0 #
(
    // Users to add parameters here
    // User parameters ends
    // Do not modify the parameters
beyond this line
To this:
module My PWM Core v1 0 #
    // Users to add parameters here
    parameter integer PWM COUNTER MAX
 128.
    // User parameters ends
    // Do not modify the parameters
beyond this line
5.3) Then change this:
```

```
// Users to add ports here
    // User ports ends
To this:
    // Users to add ports here
    output wire PWM0,
    output wire PWM1,
    output wire PWM2,
    output wire PWM3,
    // User ports ends
5.4) And this:
    // Instantiation of Axi Bus
Interface S00 AXI
    My PWM Core v1 0 S00 AXI # (
.C S AXI DATA WIDTH(C S00 AXI DATA WIDTH),
.C S AXI ADDR WIDTH(C S00 AXI ADDR WIDTH)
    ) My PWM Core v1 0 S00 AXI inst (
        .S AXI ACLK(s00 axi aclk),
.S AXI ARESETN(s00 axi aresetn),
        .S AXI AWADDR(s00 axi awaddr),
```

```
.S AXI AWPROT(s00 axi awprot),
.S AXI AWVALID(s00 axi awvalid),
.S AXI AWREADY(s00 axi awready),
        .S AXI WDATA(s00 axi wdata),
        .S AXI WSTRB(s00 axi wstrb),
        .S AXI WVALID(s00 axi wvalid),
        .S AXI WREADY(s00 axi wready),
        .S AXI BRESP(s00 axi bresp),
        .S AXI BVALID(s00 axi bvalid),
        .S AXI BREADY(s00 axi bready),
        .S AXI ARADDR(s00 axi araddr),
        .S AXI ARPROT(s00 axi arprot),
.S AXI ARVALID(s00 axi arvalid),
.S AXI ARREADY(s00 axi arready),
        .S AXI RDATA(s00 axi rdata),
        .S AXI RRESP(s00 axi rresp),
        .S AXI RVALID(s00 axi rvalid),
        .S AXI RREADY(s00 axi rready)
    );
To this:
```

```
// Instantiation of Axi Bus
Interface S00 AXI
    My PWM Core v1 0 S00 AXI # (
.C S AXI DATA WIDTH(C S00 AXI DATA WIDTH),
.C S AXI ADDR WIDTH(C S00_AXI_ADDR_WIDTH),
.PWM COUNTER MAX(PWM COUNTER MAX)
    ) My PWM Core v1 0 S00 AXI inst (
        . PWM0 (PWM0),
        .PWM1(PWM1),
        .PWM2(PWM2),
        .PWM3(PWM3),
        .S AXI ACLK(s00 axi aclk),
.S AXI ARESETN(s00 axi aresetn),
        .S AXI AWADDR(s00 axi awaddr),
        .S AXI AWPROT(s00 axi awprot),
.S AXI AWVALID(s00 axi awvalid),
.S AXI AWREADY(s00 axi awready),
        .S AXI WDATA(s00 axi wdata),
        .S AXI WSTRB(s00 axi wstrb),
```


```
.S AXI WVALID(s00 axi wvalid),
        .S AXI WREADY(s00 axi wready),
        .S AXI BRESP(s00 axi bresp),
        .S AXI BVALID(s00 axi bvalid),
        .S AXI BREADY(s00 axi bready),
        .S AXI ARADDR(s00 axi araddr),
        .S AXI ARPROT(s00 axi arprot),
.S AXI ARVALID(s00 axi arvalid),
.S AXI ARREADY(s00 axi arready),
        .S AXI RDATA(s00 axi rdata),
        .S AXI RRESP(s00 axi rresp),
        .S AXI RVALID(s00 axi rvalid),
        .S AXI RREADY(s00 axi rready)
   );
```

6. Packaging the IP core


Now that we have written the core, it is time to package up the HDL to create a complete IP package.

6.1) Now click on **Package IP** in the Flow Navigator and you should see the Package IP tab. Select Compatibility and make sure "Artix7" and "Zynq"

are present. If those are not there, you can add them by clicking the plus button. The Life Cycle does not matter at this point.




6.2) Select Customization Parameters and select the line for Merge Changes from Customization Parameters Wizard. This will add the PWM_COUNTER_MAX parameter from the top file under the hidden parameters folder.




6.3) Select Customization GUI. This is were we get to change our graphical interface. One problem, there is not a window for our parameter. Right-click Pwm Counter Max and select Edit Parameter....


Check the box next to Visible in Customization GUI. Check the Specify Range box. Select Range of Integers from the Type drop-down menu. Since we have a max value of (2^16)-1 = 65535 and a min value of 0, this is not useful but whatever. Click **Ok**.




6.4) Drag the **Pwm Counter Max** into **Page 0** to get it in the main page.



6.5) Now the core should be complete so select Review and Package and click the Re-package IP button.




6.6) A popup will ask if you want to close the project, Select Yes.




7. Create Zynq design

7.1) In the project manager page of the original window, click Create Block Design. This adds a block design to the project.

7.2) Use the 🥰 Add IP button to add the Zynq **Processing System.**



7.3) Use the 🧚 Add IP button again to add our PWM core.




7.4) Run Block Automation.


atically make connections in your design by checking the boxes of the blocks to connect. Select a block on the left to display its configuration options on the right. ☐ • All Automation (1 out of 1 selected)


- • processing_system7_0

7.5) Your design should look like this:




7.6) Double-click our **PWM core** to customize the parameter that we made earlier. Set the PWM Counter Max to 1024. and click **OK**.






7.7) Right-click each of the PWM signals and select Create Port...




7.8) Click the button for Validate Design.



7.9) Click **Project Manager**, right-click the "design_1.db" file and Create HDL Wrapper...

Flow Navigator Project Manager - AXI_PWM_tut



7.10) Double-click **design_1_wrapper.v** to open it in the editor. Take note of the name for the PWM signals. Add the "Zybo_master.xdc" constraint file that can be downloaded here. Uncomment the lines of code for the LEDs in the xdc file and change this: ##I0 L23P T3 35

set property PACKAGE PIN M14 [get ports {led[0]}] set property IOSTANDARD LVCMOS33 [get ports {led[0]}]


##I0 L23N T3 35 set property PACKAGE PIN M15 [get ports {led[1]}] set property IOSTANDARD LVCMOS33

```
[get ports {led[1]}]
##I0 0 35
set_property PACKAGE PIN G14
[get ports {led[2]}]
set property IOSTANDARD LVCMOS33
[get_ports {led[2]}]
##I0 L3N T0 DQS AD1N 35
set property PACKAGE PIN D18
[get ports {led[3]}]
set property IOSTANDARD LVCMOS33
[get_ports {led[3]}]
To this:
##I0 L23P T3 35
set property PACKAGE PIN M14
[get ports PWM0]
set property IOSTANDARD LVCMOS33
[get ports PWM0]
##I0 L23N T3 35
set property PACKAGE PIN M15
[get ports PWM1]
set property IOSTANDARD LVCMOS33
```


```
[get ports PWM1]
##I0 0 35
set property PACKAGE PIN G14
[get ports PWM2]
set property IOSTANDARD LVCMOS33
[get ports PWM2]
##I0 L3N T0 DQS AD1N 35
set property PACKAGE PIN D18
[get ports PWM3]
set property IOSTANDARD LVCMOS33
[get ports PWM3]
```

- 7.11) Click Generate Bitstream. Building the bit file can take some time.
- 7.12) Export the hardware by going to File→Export →Export Hardware...


File Edit Flow Tools Window Layout View Help New Project... 🔈 🕨 🐂 | 🍪 涨 | ∑ 🚱 💾 Default Layout Open Project... ck Design - design_1 Open Recent Project ırces Open Example Project... 🔀 🖨 | 📸 🔂 | 🖺 🛃 Save Project As... Design Sources (2) Write Project Td... - design_1_wrapper (design_1_wrapper.v) (1) Archive Project... <u>+</u> design_1 - design_1 (design_1.bd) (1) Close Project Constraints (1) Save Block Design Ctrl+S ZYBO_Master.xdc Close Block Design Simulation Sources (1) Open Checkpoint... Open Recent Checkpoint




7.13) Check the box **Include bitstream** and click Ok




7.14) Select File→Launch SDK, and hit Ok on the window that pops up.







8. Programming in SDK

8.1) Create a new application project




8.2) Setup the window, click **Next** and **Finish**.





8.3) Expand the **PWM_AXI_tutorial→src** folder.
Right-click the **src** folder and **add a new file**. Create a file named "main.c".




8.4) Add the lines:

```
#include "xparameters.h"
#include "xil io.h"
//#define MY PWM
XPAR MY PWM CORE 0 S00 AXI BASEADDR
//Because of a bug in Vivado 2015.3
and 2015.4, this value is not correct.
#define MY PWM 0x43C00000 //This value
is found in the Address editor tab in
Vivado (next to Diagram tab)
int main(){
    int num=0;
    int i;
    while(1){
        if(num == 1024)
             num = 0;
        else
             num++;
        Xil Out32(MY PWM, num);
        Xil Out32((MY PWM+4), num);
        Xil Out32((MY PWM+8), num);
        Xil Out32((MY PWM+12), num);
```

```
for(i=0;i<300000; i++);
}
```

8.5) To program the FPGA, Go to Xilinx **Tools→Program FPGA**. To load the SDK application onto the ZYBO, expand PWM AXI tutorial → binaries and right-click on "PWM_AXI_tutorial.elf" and select **Run** As→Launch on Hardware (GDB).



9. Celebrate!

Now the 4 LEDs on the ZYBO will be pulsing. Lean back in your chair and feel accomplished because you just created your own custom IP core.