


# The Peak Stretcher




goal: to stretch the signal peak at the filter output for the time necessary for the ADC conversion

Peak stretch: "stretch" the peak of gaussian pulse, b/c amplitude of gaussian is the information we need, but it last for few time. So in this way the adc can convert in time. Once the conversion is done => reset.

# The traditional Peak Stretcher

problem: Diode not implemented in CMOS :( We want the same circuit but with a substitute for it




OTA = operational amplifier but with current output. buffer to separate cap. from world. Then loop closed.

**EXPL:**  $V_{in}$  like the drawing,  $C_s = 0V$  at the beginning, the buffer keeps the "-" at 0V. When  $V_{in}$  starts to grow,  $V_+ > V_-$ , the OTA starts providing a positive output, drives the diode (sends current). With this polarity the diode turns on and charges the cap. **THE LOOP IS CLOSED IF THE DIODE IS TURNED ON => perfect negative feedback.** the buffer transfers  $V_{Cs}$ , so also  $V_-$  starts to grow up. Since there's a loop a virtual short circuit is established between the two inputs. Thus, if we have a short circuit  $V_-$  and  $V_+$  the output is following  $V_+$ , thus we have a buffer, enabled by the DiodeON. When the input starts to decrease (After the peak),  $V_+$  starts to drop, the negative input is still high. So we have an inversion of polarity at the input of OTA, thus the output starts to get negative (current in the other direction) but this is not possible, due to the diode, which turns off, and the loop is open. [2 phases: 1 loop closed it works as a buffer, 2 loop open,  $C_s$  stops to be charged, the  $C_s$  holds the final value of the peak voltage, and the output is kept at this]


Candidate for substitute of diode: current mirror. Why: it's On as long as you have an input current in THAT direction (example NMIRROR under). It's a current buffer. If you try to feed the current in the opposite direction it cannot work![indeed that was why we used a diode]

## The integrated Peak Stretcher: a current mirror used in place of the diode



Peak Stretcher implemented with CMOS


in this case is  
for **negative pulse** (semplicemente si  
cambia il tipo di mirror,, n->p)



1. input drops down, is lower than V+, a current is driven at the output, we are PUSHING a current into the mirror, we have an entering output current in the other part (Iload). which is "discharging/dropping" the voltage on VCs. The node drops down, and there's the buffer with a closed loop and tracking of the output. Once we pass the peak the OTA tries to have current in the other direction, but the mirror can't! IT **SWITCHES OFF!** Cs stops to change voltage. We have frozen Vcs, and V+, and the output voltage.



### biasing network for the tail




$$1) G_{loop} = -GM_{OTA} \cdot 1/SC_S$$

$$2) \text{"Droop rate"} = dV_{out}/dt = (I_{offM7} - I_{offM3B})/C_S$$


3) **Figure of Merit?** we need to dimension various W/L. => 1. LOOP GAIN (when we are tracking the input, we'd like to have the best possible replica) Cutting the loop at the output and applying a generator, we have the gain, which is the transconductance of the ota (each of the input of transistors), then it feeds into the mirror( $g=1$ ), then it's converted into  $V$ . with  $C_s$  ( $1/sC_s$ ) then buffer. So we have a frequency dependent loopgain. We need to check the loopgain in the BW of our signal. There's not an unique dimensioning of the loop gain, the design depends on where we have our signal!! if it's high freq. it's hard! if it's at low freq. it's easier. btw this just means: slow gaussian pulses, fast gaussian pulses![it's more challenging to track the peak of a fast pulse! we have to have a high loopgain] If the loop gain is low, the peak stretch cannot track the steepness of the pulse, and just take a part of amplitude :( We either increase  $G_{ota}$  or put a low cap. Indeed if it's small.. it was a good idea to put a buffer!

when we are in the tracking the mirror is on, we have a buffer, and the gate is going down (is a PMOS). When we reach the peak ( $t_p$ ) The mirror is switching off, hold phase.  $V_g$  makes a "pulse down" from  $V_{DD}$ .


positive polarity



voltage on the gate of TWO transistor of current mirror



$V_i(t)$



ignora il circuito e pensa solamente alla tensione  **$V_g$**  dei mirror. all'inizio c'è differenza, viene erogata corrente (in questo caso negativa, quindi avremo dei pmos). Più tirano corrente dal mirror, più la  $V_g$  dovrà abbassarsi (siamo in PMOS.. come nel disegno). Quando smette di essere prelevata corrente, perché hanno raggiunto la parità gli ingressi, l'unica condizione è  $V_g = V_s$ , che nel caso del pmos è  $V_{DD}$ . (\* $V_g = V_s$  spegne il mirror)

### 3 options for the buffer.




**Why a buffer:** in principle we can do a loop without the buffer and it would work. **PROBLEM:** it's also the output node. If we close the cap to the output without buffer, it's loaded with external loads. With capacità parassite. Se non facciamo buffer ci vanno in parallelo (come nel CCD)

1. close the loop directly, and then external-to-the-loop buffer. Not usually a good idea, because we introduce the NL of the buffer.


2. **BEST!** use a "nice buffer", opamp in buffer mode ( $V_{out}=V_-$ ), inside the loop, preserving the quality of output vs input, b/c buffer is in the input. Problems: we introduce in the loop the singularity of buffer TDF. So for stability of loop we need to consider also the pole of the buffer. BTW when the loop is closed the overall circuit is a buffer.. which is usually the most probable to be unstable (lowest gain, largest BW).

3. advantage: just single stage transistor, which usually has a large BW.

same circuit for positive polarity: same circuit just flipped for polarity.




negative pulse



DC offset and error on  $V_{out}$  limited by OTA bandwidth and by the speed of the current mirror to switch off

The gap represent how good/bad you were in the design. If the loop gain is limited we can't track very well. Extra voltage: b/c the mirror has to be switched off, but if the speed of the loop is not sufficient to turn it off, for a small time we give current to the cap, which is extra charged.


you dont reset to ground but to vdd. Once you release the peak stretcher finds itself in tracking mode! So it turns on (the current mirror) and goes to the baseline, while it's restored to zero ( $V_{ing}$ )



Why resetting to  $V_{dd}$ : this way we can automatically track the baseline of the shaper, whatever it is. (Zero in the graph... won't really be zero). In questo modo possiamo fare il tracking verso ogni baseline.. se il cap. fosse stato chiuso vs ground non possiamo essere certi che fosse uguale al ground di ingresso. Whatever pulse we have, same reset. (\*Ma cmq) if the loop is not perfect, again the tracking of baseline is not perfect (slide 7). significa semplicemente che se c'è  $v_{offset}$  allora nemmeno il tracking della baseline viene fatto correttamente!

problem: **OFFSET OF THE OTA**, due to mismatch of differential pair. Oddp => not 0 output => means Voffs at the input. Simply means, output not equal to the input,  $V_{out} = V_{in} + V_{offs}$ .


Limit of the traditional configuration (with both diode and mirror configurations): offset of the OTA



This is a problem if we want output exactly equal to the input. SOLUTION: next slide

## Solution: "two phases" peak stretcher

traditional peak stretch, tracking phase




abbiamo l'offset.. ergo:

$$V_H = V_{in} - V_{offset}$$

se bufferizzo questo, ho un errore

(a)




(b)


a) normal operation

b) amplifier operated as buffer

il vgate  
sparisce  
quando inizia la  
fase di hold!!



voltage amp. closed  
as a buffer. THE  
OUTPUT IS  
IDENTICAL!





example of response in  
case of offsets with  
opposite sign

( $V_g$ : gate voltage of the  
mirror MOSFETs)

## Con gli switch di cui ho bisogno...:

circuit to sense  $V_g$  of the mirror and to drive the transition from W to R



**W: write (tracking) R: read (hold)**

Quindi.. che segnale digitale usiamo per fare il driving di questi switches? IL GATE VOLTAGE  $V_g(t)$ , che fa una sharp transition quando sono al peaking time. Quindi, il trigger per il transformation è generato autonomosly using  $V_g$ .

# Derandomization of the events







Fig. 6. Ideal self-triggered, self-sparsifying, derandomizing, and dead-timeless multichannel readout system.

Powerful use of peak stretcher: **ANALOGUE MEMORY** (as long as the ADC has not converted, we have a storing of the analogue value of  $V_{in\_peak}$ ). We can use this to solve problem in pulse processing for detectors: photons in the various channels arrives totally random. Vorremmo un adc che va in running con una det. frequenza però : ( disegno quaderno. Ovviamente se  $t_{adc} = \text{average arriving pulse}$ , non è abbastanza, perché significa che abbiamo gruppi di eventi che arrivano più velocemente, ed altri più lentamente.

**CASE: SINGLE INPUT**, in caso di arrivo viene  
connesso al primo peak stretcher available (che quindi non è in attesa di essere letto)







nessuna gaussiana è persa! abbiamo semplicemente un sequencing.