
analog signal
ADC
1 clock delay buffer
peak sample buffer
presample buffer
subtract
1 clock delay buffer
subtract
subtract
Threshold comparator
valid pulse
output amplitude
Peak amplitude buffer
Peak sample phase adj
Pre sample phase adj
Peak window
40 MHz clock
Side A
channel 0
channel 1
channel 2
channel 3
Sum (14 bit) + Divide/4
Side Lookup table (12 bits in, 4 out)
Side A LUT output
Side C
channel 4
channel 5
channel 6
channel 7
Sum (14 bit) + Divide/4
Side Lookup table (12 bits in, 4 out)
Side C LUT output
Combined Lookup table (8 bits in, 4 out)
to CTP